forked from SarahElzayat/RISC-pipelined-processor
-
Notifications
You must be signed in to change notification settings - Fork 0
/
transcript
25 lines (25 loc) · 1.05 KB
/
transcript
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
# // Questa Intel Starter FPGA Edition-64
# // Version 2021.2 win64 Apr 14 2021
# //
# // Copyright 1991-2021 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# vsim fp_multiplier_tb
# Start time: 18:26:28 on Dec 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit fp_multiplier_tb.
# Searched libraries:
# work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 18:26:29 on Dec 25,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0