-
Notifications
You must be signed in to change notification settings - Fork 0
/
.gitlab-ci.yml
325 lines (282 loc) · 8.69 KB
/
.gitlab-ci.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
# Copyright 2018 ETH Zurich and University of Bologna.
# Copyright and related rights are licensed under the Solderpad Hardware
# License, Version 0.51 (the "License"); you may not use this file except in
# compliance with the License. You may obtain a copy of the License at
# http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
# or agreed to in writing, software, hardware and materials distributed under
# this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
# specific language governing permissions and limitations under the License.
#
# Author: Michael Schaffner <schaffner@iis.ee.ethz.ch>, ETH Zurich
# Date: 26.11.2018
# Description: GitLab CI configuration script.
before_script:
- git submodule update --init --recursive
- export PITON_ROOT=`pwd`
# paths to local or network installations (the riscv toolchain is not built in the ci job as in travis)
# (license setup is then done by the SEPP startup script)
- eval "function vcs() { command vcs-2017.03-kgf vcs -full64 \"\$@\"; };"
- export -f vcs
- export VCS_HOME="/usr/pack/vcs-2017.03-kgf/"
- export MODELSIM_VERSION="-10.6b -64"
- export MODELSIM_HOME="/usr/pack/modelsim-10.6b-kgf/"
- export VIVADO_BIN="vivado-2018.1 vivado"
- export CXX=g++-7.2.0 CC=gcc-7.2.0
- export RISCV=/scratch2/gitlabci/riscv_install
- export VERILATOR_ROOT=/scratch2/gitlabci/verilator-4.014
# setup dependent paths
- export PATH=$PATH:${RISCV}/bin:$VERILATOR_ROOT/bin
- export LIBRARY_PATH=$RISCV/lib
- export LD_LIBRARY_PATH=$RISCV/lib:/usr/pack/gcc-7.2.0-af/linux-x64/lib64/
- export C_INCLUDE_PATH=$RISCV/include:$VERILATOR_ROOT/include:/usr/pack/gcc-7.2.0-af/linux-x64/include
- export CPLUS_INCLUDE_PATH=$RISCV/include:$VERILATOR_ROOT/include:/usr/pack/gcc-7.2.0-af/linux-x64/include
- export ARIANE_ROOT=${PITON_ROOT}/piton/design/chip/tile/ariane/
# this is for sims batches
- export DRMJOBSCRATCHSPACE=/scratch2/gitlabci/tmp/
# piton setup
- "source piton/piton_settings.bash"
variables:
GIT_SUBMODULE_STRATEGY: recursive
stages:
- tools
- build
- sparc
- ariane
###################################
# setup tools
build-tools:
stage: tools
script:
- source piton/ariane_build_tools.sh
artifacts:
paths:
- ./piton/design/chip/tile/ariane/tmp/
###################################
# try to build different configs with VCS
vcs-pico:
stage: build
script:
- cd build
- sims -sys=manycore -vcs_build -x_tiles=1 -y_tiles=1 -pico
vcs-sparc:
stage: build
script:
- cd build
- sims -sys=manycore -vcs_build -x_tiles=1 -y_tiles=1
vcs-ariane:
stage: build
script:
- cd build
- sims -sys=manycore -vcs_build -x_tiles=1 -y_tiles=1 -ariane
msm-pico:
stage: build
script:
- cd build
- sims -sys=manycore -msm_build -x_tiles=1 -y_tiles=1 -pico
- "grep 'Errors: 0' sims.log"
msm-ariane:
stage: build
script:
- cd build
- sims -sys=manycore -msm_build -x_tiles=1 -y_tiles=1 -ariane
- "grep 'Errors: 0' sims.log"
msm-sparc:
stage: build
script:
- cd build
- sims -sys=manycore -msm_build -x_tiles=1 -y_tiles=1
- "grep 'Errors: 0' sims.log"
vlt-pico:
stage: build
script:
- cd build
- sims -sys=manycore -vlt_build -x_tiles=1 -y_tiles=1 -pico
vlt-ariane:
stage: build
script:
- cd build
- sims -sys=manycore -vlt_build -x_tiles=1 -y_tiles=1 -ariane
vlt-sparc:
stage: build
script:
- cd build
- sims -sys=manycore -vlt_build -x_tiles=1 -y_tiles=1
###################################
# run simple pico tests, needs 32bit RISCV compiler
#princeton:
# stage: pico
# script:
# - cd build
# - sims -group=pico_tile1 -sim_type=msm
###################################
# run simple sparc tests
msm-princeton:
stage: sparc
script:
- cd build
- sims -sys=manycore -msm_build -x_tiles=1 -y_tiles=1
- sims -sys=manycore -msm_run -x_tiles=1 -y_tiles=1 princeton-test-test.s
- "grep 'Simulation -> PASS (HIT GOOD TRAP)' status.log"
msm-tile1_mini:
stage: sparc
script:
- cd build
- sims -group=tile1_mini -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
msm-tile2_mini:
stage: sparc
script:
- cd build
- sims -group=tile2_mini -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
vcs-princeton:
stage: sparc
script:
- cd build
- sims -sys=manycore -vcs_build -x_tiles=1 -y_tiles=1
- sims -sys=manycore -vcs_run -x_tiles=1 -y_tiles=1 princeton-test-test.s
- "grep 'Simulation -> PASS (HIT GOOD TRAP)' status.log"
vcs-tile1_mini:
stage: sparc
script:
- cd build
- sims -group=tile1_mini -sim_type=vcs
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
vcs-tile2_mini:
stage: sparc
script:
- cd build
- sims -group=tile2_mini -sim_type=vcs
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
vlt-princeton:
stage: sparc
script:
- cd build
- sims -sys=manycore -vlt_build -x_tiles=1 -y_tiles=1
- sims -sys=manycore -vlt_run -x_tiles=1 -y_tiles=1 princeton-test-test.s
- "grep 'Simulation -> PASS (HIT GOOD TRAP)' status.log"
vlt-tile1_mini:
stage: sparc
script:
- cd build
- sims -group=tile1_mini -sim_type=vlt
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
# some tests do not correctly run on Verilator yet
# vlt-tile2_mini:
# stage: sparc
# script:
# - cd build
# - sims -group=tile2_mini -sim_type=vlt
# - "cd 2*"
# - "regreport . -summary | tee regress.log"
# - "grep 'REGRESSION PASSED' regress.log"
###################################
# run simple ariane tests, needs 64bit RISCV compiler
tile1_asm_tests_p:
stage: ariane
script:
- sims -group=ariane_tile1_asm_tests_p -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_asm_tests_v:
stage: ariane
script:
- sims -group=ariane_tile1_asm_tests_v -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_amo_tests_p:
stage: ariane
script:
- sims -group=ariane_tile1_amo_tests_p -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_amo_tests_v:
stage: ariane
script:
- sims -group=ariane_tile1_amo_tests_v -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_fp_tests_p:
stage: ariane
script:
- sims -group=ariane_tile1_fp_tests_p -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_fp_tests_v:
stage: ariane
script:
- sims -group=ariane_tile1_fp_tests_v -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
tile1_benchmarks:
stage: ariane
script:
- sims -group=ariane_tile1_benchmarks -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
msm-tile1_simple:
stage: ariane
script:
- sims -group=ariane_tile1_simple -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"
vcs-tile1_simple:
stage: ariane
script:
- sims -group=ariane_tile1_simple -sim_type=vcs
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"
vlt-tile1_simple:
stage: ariane
script:
- sims -group=ariane_tile1_simple -sim_type=vlt
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"
msm-tile16_simple:
stage: ariane
script:
- sims -group=ariane_tile16_simple -sim_type=msm
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"
vcs-tile16_simple:
stage: ariane
script:
- sims -group=ariane_tile16_simple -sim_type=vcs
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"
vlt-tile16_simple:
stage: ariane
script:
- sims -group=ariane_tile16_simple -sim_type=vlt
- "cd 2*"
- "regreport . -summary | tee regress.log"
- "grep 'REGRESSION PASSED' regress.log"
- "cat ariane*/fake_uart.log"