{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":695706750,"defaultBranch":"main","name":"hdl2vlog","ownerLogin":"PyFPGA","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-09-24T00:50:18.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/78869045?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1695516651.0","currentOid":""},"activityList":{"items":[{"before":"4a038ef24479c6d08b439f75e7c6599bffc9ff1e","after":"1c1667d6273a3d42541fcafa4f7cc2096e5f757f","ref":"refs/heads/main","pushedAt":"2024-02-04T20:55:14.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added extremely basic VHDL support","shortMessageHtmlLink":"Added extremely basic VHDL support"}},{"before":"cecb379df381284daaf8c4398e3c3bb4666dc0bd","after":"4a038ef24479c6d08b439f75e7c6599bffc9ff1e","ref":"refs/heads/main","pushedAt":"2023-10-01T12:54:30.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Renamed run.sh as run_poc.sh and added run_tests.sh","shortMessageHtmlLink":"Renamed run.sh as run_poc.sh and added run_tests.sh"}},{"before":"7d40cc90629b34d3e6c645dc0ed8e08b65ec2407","after":"cecb379df381284daaf8c4398e3c3bb4666dc0bd","ref":"refs/heads/main","pushedAt":"2023-09-29T02:30:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added vhdl2vlog and slog2vlog","shortMessageHtmlLink":"Added vhdl2vlog and slog2vlog"}},{"before":"a4623e75b4afeef6e701579da0068956712d6e92","after":"7d40cc90629b34d3e6c645dc0ed8e08b65ec2407","ref":"refs/heads/main","pushedAt":"2023-09-28T03:13:52.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added the main script (command-line parsing only)","shortMessageHtmlLink":"Added the main script (command-line parsing only)"}},{"before":"b818292c09cdc702b56b723cc7e81893772cc811","after":"a4623e75b4afeef6e701579da0068956712d6e92","ref":"refs/heads/main","pushedAt":"2023-09-24T15:30:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added mention to docker and PyFPGA containers","shortMessageHtmlLink":"Added mention to docker and PyFPGA containers"}},{"before":"2904b048adf0e300ceef34323958e24280178d65","after":"b818292c09cdc702b56b723cc7e81893772cc811","ref":"refs/heads/main","pushedAt":"2023-09-24T01:13:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added a VHDL example, included in the PoC test","shortMessageHtmlLink":"Added a VHDL example, included in the PoC test"}},{"before":null,"after":"2904b048adf0e300ceef34323958e24280178d65","ref":"refs/heads/main","pushedAt":"2023-09-24T00:50:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"rodrigomelo9","name":"Rodrigo A. Melo","path":"/rodrigomelo9","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3329860?s=80&v=4"},"commit":{"message":"Added an SV example and a PoC test","shortMessageHtmlLink":"Added an SV example and a PoC test"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD8bIthwA","startCursor":null,"endCursor":null}},"title":"Activity · PyFPGA/hdl2vlog"}