{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":795096615,"defaultBranch":"main","name":"FreeRTOS-Kernel","ownerLogin":"StefanBalt","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2024-05-02T15:20:15.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/79701944?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1714663222.044428","currentOid":""},"activityList":{"items":[{"before":"33f618949ea4ea156989a7d365aa0e0e6223f984","after":"55eceb2203742042714a8dfedd3a8e48908d10c0","ref":"refs/heads/main","pushedAt":"2024-05-08T12:28:01.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"StefanBalt","name":null,"path":"/StefanBalt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/79701944?s=80&v=4"},"commit":{"message":"Add configUSE_TASK_FPU_SUPPORT to AARCH64 port (#1048)\n\n* Add configUSE_TASK_FPU_SUPPORT to AARCH64 port\r\n\r\nNEON SIMD is required by standard AARCH64 and its registers are\r\nfrequently utilized by standard functions such as memcpy().\r\nThis means that even simple tasks that do not use any floating point\r\narithmetics may still alter the contents of the FPU registers.\r\n\r\nFor this reason it makes sense to add support for\r\nconfigUSE_TASK_FPU_SUPPORT to be able to enforce FPU register saving and\r\nrestoring globally.\r\n\r\nThe implementation was largely adopted from the ARM_CA9 port. However,\r\nthe FPU registers must be placed on the stack before the critical\r\nnesting count to match the AARCH64 portASM.S.","shortMessageHtmlLink":"Add configUSE_TASK_FPU_SUPPORT to AARCH64 port (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2276011109\" data-permission-text=\"Title is private\" data-url=\"https://github.com/FreeRTOS/FreeRTOS-Kernel/issues/1048\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/FreeRTOS/FreeRTOS-Kernel/pull/1048/hovercard\" href=\"https://github.com/FreeRTOS/FreeRTOS-Kernel/pull/1048\">FreeRTOS#1048</a>)"}},{"before":"aaf9b006939329fc14309ab052274c3842ca2c7c","after":"33f618949ea4ea156989a7d365aa0e0e6223f984","ref":"refs/heads/main","pushedAt":"2024-05-08T12:19:03.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"StefanBalt","name":null,"path":"/StefanBalt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/79701944?s=80&v=4"},"commit":{"message":"Merge branch 'FreeRTOS:main' into main","shortMessageHtmlLink":"Merge branch 'FreeRTOS:main' into main"}},{"before":"797d3fe765e36e0cd9b7133800a75d664fe7c929","after":"aaf9b006939329fc14309ab052274c3842ca2c7c","ref":"refs/heads/main","pushedAt":"2024-05-08T10:06:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"aggarg","name":"Gaurav-Aggarwal-AWS","path":"/aggarg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33462878?s=80&v=4"},"commit":{"message":"Code review suggestions\n\nSigned-off-by: Gaurav Aggarwal <aggarg@amazon.com>","shortMessageHtmlLink":"Code review suggestions"}},{"before":"cfb34169034973994ecad677f6b32b58a60fe6f6","after":"797d3fe765e36e0cd9b7133800a75d664fe7c929","ref":"refs/heads/main","pushedAt":"2024-05-08T09:24:40.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"aggarg","name":"Gaurav-Aggarwal-AWS","path":"/aggarg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/33462878?s=80&v=4"},"commit":{"message":"Merge branch 'main' into main","shortMessageHtmlLink":"Merge branch 'main' into main"}},{"before":"635c6292c26b9a059094cecc923bcb47dbd269a0","after":"cfb34169034973994ecad677f6b32b58a60fe6f6","ref":"refs/heads/main","pushedAt":"2024-05-07T15:40:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"chinglee-iot","name":null,"path":"/chinglee-iot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/61685396?s=80&v=4"},"commit":{"message":"Merge branch 'main' into main","shortMessageHtmlLink":"Merge branch 'main' into main"}},{"before":"d57cbc07d03f343e01386c6f5acbbab2a7c0ecc6","after":"635c6292c26b9a059094cecc923bcb47dbd269a0","ref":"refs/heads/main","pushedAt":"2024-05-07T14:33:57.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"n9wxu","name":"Joseph Julicher","path":"/n9wxu","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/750641?s=80&v=4"},"commit":{"message":"Merge branch 'main' into main","shortMessageHtmlLink":"Merge branch 'main' into main"}},{"before":"30afc1a2c05157fcac1a46dc773b0125bd680b82","after":"d57cbc07d03f343e01386c6f5acbbab2a7c0ecc6","ref":"refs/heads/main","pushedAt":"2024-05-02T16:29:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"StefanBalt","name":null,"path":"/StefanBalt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/79701944?s=80&v=4"},"commit":{"message":"Add configUSE_TASK_FPU_SUPPORT to AARCH64 port\n\nNEON SIMD is required by standard AARCH64 and its registers are\nfrequently utilized by standard functions such as memcpy().\nThis means that even simple tasks that do not use any floating point\narithmetics may still alter the contents of the FPU registers.\n\nFor this reason it makes sense to add support for\nconfigUSE_TASK_FPU_SUPPORT to be able to enforce FPU register saving and\nrestoring globally.\n\nThe implementation was largely adopted from the ARM_CA9 port. However,\nthe FPU registers must be placed on the stack before the critical\nnesting count to match the AARCH64 portASM.S.","shortMessageHtmlLink":"Add configUSE_TASK_FPU_SUPPORT to AARCH64 port"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNS0wOFQxMjoyODowMS4wMDAwMDBazwAAAAREmYjI","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNS0wMlQxNjoyOToyNC4wMDAwMDBazwAAAARAAYzT"}},"title":"Activity · StefanBalt/FreeRTOS-Kernel"}