-
Notifications
You must be signed in to change notification settings - Fork 43
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Does host_xrt supports U50? #70
Comments
Dear Sergey,
We have not tested host_xrt on the U50 but what comes to my mind is that the U280 has two 100G transceivers and two sets of IP cores to operate them.
On the U50 there is only one, and so, the alveo_rx.cpp and alveo_tx.cpp have to be adjusted. When the AlveoVnxLink is created one argument is the target device and the second one is the link on that device. In your case, it should be link 0 in both rx and tx.
Please make sure you have that correctly and I hope it helps
…________________________________
Od: Sergey ***@***.***>
Wysłane: czwartek, 2 czerwca 2022 07:40
Do: Xilinx/xup_vitis_network_example ***@***.***>
DW: Grzegorz Korcyl ***@***.***>; Mention ***@***.***>
Temat: [Xilinx/xup_vitis_network_example] Does host_xrt supports U50? (Issue #70)
Hello. I have point to point connected two U50 FPGA. Is it possible to run host_xrt example on U50?
I tried to run that example on my u50 devices, but couldn't receive anything. Sender prints that packet was sent, but receiver part shows nothing.
@fpgafais<https://github.com/fpgafais>
—
Reply to this email directly, view it on GitHub<#70>, or unsubscribe<https://github.com/notifications/unsubscribe-auth/AOIXXLAXP4ZSIGK7IGVAY6DVNBCMNANCNFSM5XTZHB4A>.
You are receiving this because you were mentioned.Message ID: ***@***.***>
|
Thank you for your reply @fpgafais. I have already did changes that you mentioned. As host_xrt example based on basic example, I suppose maybe the problem can be connected with having 100 GbE capable NIC as mentioned in basic example assumptions. Note that I haven't setup that. What do you think? |
Did you try to check the link status? You can do so by reading the AlveoVnxCmac register "stat_rx_status" from within the AlveoVnxLink. We'll facilitate access to this register and make proper status checks in send/receive functions in the future. |
I checked "stat_rx_status" and it returned 192 at the first calling, after that returned always 3, which I suppose mean that link status is false. As I understand from readRegister function link status is true if returned value is 0. |
Right, the registers require a double read, also from the Python package. However, the value 3 in rx_status should mean link up and aligned so everything seems to be all right. The return value from the readRegister function is the actual register value, the comment is indeed misleading and will be fixed. |
Yes, I used vnx-basic-image-transfer.ipynb Notebook for image transferring between two U50 devices in the same host and it worked. |
Hi @sergey-gra, I would be good if you can post the code snippet of the rx and tx code here. and how you execute the code. |
Hi @mariodruiz. Below I provide rx and tx code. TX part
RX part
Steps for execution
And it never ends.
|
Hi @sergey-gra, could you please try to have the Rx part done with jupyter and try to receive a packet from the C++ Tx? Then you should be able to easily access the link status and registers of the cmac and network layer cores. |
Hi @fpgafais. Will try to reproduce it and let you know. Thank you. |
Hi @sergey-gra There is a new C++ driver here https://github.com/Xilinx/xup_vitis_network_example/tree/master/xrt_host_api, unrelated to the one you have tried. Mario |
Hi @mariodruiz Thank you very much for provided information. I'll take a look. |
Hi @mariodruiz Do I need a NIC sheel/driver for running the ping example of xrt_host_api? I am encountering an issue where, after configuring a new IP address on the FPGA device and attempting to ping it, the ping operation fails. Here are output logs:
|
Hi @sergey-gra, You need a standard NIC in the same server within the same sub network that is connected to the FPGA via QSFP26 to be able to run the ping test. Mario |
Closing this issue as the C++ driver supports all the boards. |
Hello. I have point to point connected two U50 FPGA. Is it possible to run host_xrt example on U50?
I tried to run that example on my u50 devices, but couldn't receive anything. Sender prints that packet was sent, but receiver part shows nothing.
@fpgafais
The text was updated successfully, but these errors were encountered: