Regarding bit blasted ports/nets

[ratul619]

Feature Description

Hi ,

Is there any way to bit blast the nets/ports while writing verilog ?

I.e convert the busses from [0] to 0

Thanks

[jix]

The splitnets pass converts busses to single-bit signals.