New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Track SystemVerilog #4073

Open

jwd83 opened this issue Dec 15, 2024 · 0 comments

Labels

jwd83 commented Dec 15, 2024

Is your feature request related to a problem? Please describe.

I'd like to see what portion of my profile is SystemVerilog.

Describe the solution you'd like

No response

Describe alternatives you've considered

I haven't been able to get it to show this language so I suspect it is not supported.

Additional context

No response

jwd83 added the enhancement label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment