{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":289094926,"defaultBranch":"master","name":"verilog-axis","ownerLogin":"corundum","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2020-08-20T19:39:16.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/69613510?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1613588430.9708228","currentOid":""},"activityList":{"items":[{"before":"073d50d9dc0423c495db15d238e1933dcc9caa80","after":"960a2eab612f1af0d432c09db438bc3558101532","ref":"refs/heads/master","pushedAt":"2023-06-26T02:04:00.079Z","pushType":"push","commitsCount":17,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Remove recursively-expanded macros for module parameters in makefiles\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Remove recursively-expanded macros for module parameters in makefiles"}},{"before":"073d50d9dc0423c495db15d238e1933dcc9caa80","after":"960a2eab612f1af0d432c09db438bc3558101532","ref":"refs/heads/master","pushedAt":"2023-06-26T02:04:00.012Z","pushType":"push","commitsCount":17,"pusher":{"login":"alexforencich","name":"Alex Forencich","path":"/alexforencich","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/508807?s=80&v=4"},"commit":{"message":"Remove recursively-expanded macros for module parameters in makefiles\n\nSigned-off-by: Alex Forencich ","shortMessageHtmlLink":"Remove recursively-expanded macros for module parameters in makefiles"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0yNlQwMjowNDowMC4wNzkwMDJazwAAAANItZbB","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0yNlQwMjowNDowMC4wNzkwMDJazwAAAANItZbB","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0yNlQwMjowNDowMC4wMTI3NzJazwAAAANItZbF"}},"title":"Activity ยท corundum/verilog-axis"}