-
Notifications
You must be signed in to change notification settings - Fork 1
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Support Hybrid Configurations (12th, 13th Gen Core) #32
Labels
Comments
dd86k
changed the title
Support Alder Lake Hybrid Configuration
Support Alder Lake Hybrid Configuration (12th, 13th Gen Core)
Oct 3, 2022
Related tickets: |
dd86k
changed the title
Support Alder Lake Hybrid Configuration (12th, 13th Gen Core)
Support Hybrid Configurations (12th, 13th Gen Core)
Oct 12, 2022
I believe I have to call GetLogicalProcessorInformationEx with RelationProcessorCore and maybe check PROCESSOR_RELATIONSHIP.EfficiencyClass to maybe get something useful. And/or try putting thread priority to High or something. Waiting until I get a processor of my own to do this kind of test. |
cpufetch currently has this as I thought due to Intel's HybridDetect. Pathetic Intel moment. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
There must be a way to obtain the cache/core topology on 12th Gen Core Intel processors with hybrid configurations (of P/E cores) using CPUID.
The Optimizing Software for x86 Hybrid Architecture manual may have some info, but only finding bits for HARDWARE GUIDED SCHEDULING and INTEL® THREAD DIRECTOR.
It does indicate a leaf of 0x20, higher than the reference manual from June 2021 (latest at the time of writing) of 0x1f, and oddly the manual only references 0x21 and higher as being invalid.
It's in CPUID.1Fh, but I know no one with such processor.
The text was updated successfully, but these errors were encountered: