Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 131 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 131 Bytes

RVEE

RVEE is a small RISCV RV32I core written in Verilog.

This is work in progress, more documentation will soon be available!