{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":4262824,"defaultBranch":"arc-2024.12","name":"gcc","ownerLogin":"foss-for-synopsys-dwc-arc-processors","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2012-05-08T16:32:48.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1612814?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1726589223.0","currentOid":""},"activityList":{"items":[{"before":"309efa6ead2ddaa1bcd0a53b8a48e020cc09bff3","after":"a5ffa186187091076e5a4f2a9c99a13cabed9457","ref":"refs/heads/luis_overflow_fix","pushedAt":"2024-09-24T15:53:40.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"tmp: arc: mult overflow pattern matching v2.\n\n__attribute((noinline, noclone)) signed int t108_1mul (unsigned int x, unsigned int y)\n{\n        signed int r;\n        return __builtin_mul_overflow (x, y, &r);\n}\n\nt108_1mul:\n        j_s.d   [blink]\n        mov_s   r0,1    ;3\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"tmp: arc: mult overflow pattern matching v2."}},{"before":"482095cbef79ee0fc15d376fcc4e8514bb649b27","after":"309efa6ead2ddaa1bcd0a53b8a48e020cc09bff3","ref":"refs/heads/luis_overflow_fix","pushedAt":"2024-09-23T16:55:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"tmp\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"tmp"}},{"before":"2a6e40e535a3ea8b5d7f3c82d183cccf5cb0720d","after":"482095cbef79ee0fc15d376fcc4e8514bb649b27","ref":"refs/heads/luis_overflow_fix","pushedAt":"2024-09-18T15:10:10.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"arc: Remove pattern matching from mult.\n\ntmp\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"arc: Remove pattern matching from mult."}},{"before":null,"after":"2a6e40e535a3ea8b5d7f3c82d183cccf5cb0720d","ref":"refs/heads/luis_overflow_fix","pushedAt":"2024-09-17T16:07:03.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"TMP\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"TMP"}},{"before":null,"after":"1b7eeff143ba73576ca41a92e08e4f4a44ffe4ac","ref":"refs/heads/turjan/P10019563-68483","pushedAt":"2024-09-06T13:14:02.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Alexehv77","name":null,"path":"/Alexehv77","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/180291606?s=80&v=4"},"commit":{"message":"check","shortMessageHtmlLink":"check"}},{"before":null,"after":"15a88f985c84f293e815cecfb7e3db940677073a","ref":"refs/heads/arc-2024.12","pushedAt":"2024-08-20T09:51:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"artemiy-volkov","name":null,"path":"/artemiy-volkov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/137805134?s=80&v=4"},"commit":{"message":"RISC-V: Introduce the -mlong-double-{64,128} option\n\nSimilarly to some other targets, this patch adds the ability to\nchange the size of long double.  This is to support the ABI deviation\npermitting long double to be 64-bit wide.\n\nAdd a testcase checking that, whenever -mlong-double-64 is given,\n64-bit double-precision instructions are used instead of calls to\nlibgcc's 128-bit softfloat functions.\n\nFIXME: This patch is incomplete and unsafe until a mechanism is added\nthat would propagate this option to the assembler and linker to ensure\nthat 64-bit long double and 128-bit long double code can never be linked\ntogether.\n\nSigned-off-by: Artemiy Volkov <artemiy@synopsys.com>","shortMessageHtmlLink":"RISC-V: Introduce the -mlong-double-{64,128} option"}},{"before":"e2ba7f0fffd1047b065e8aacb11e2ed3680bf597","after":"f70232127068cc1eab1708a91d8d79d553dbbe7f","ref":"refs/heads/arc-2024.06","pushedAt":"2024-07-15T14:09:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"Revert \"PR rtl-optimization/111267: Improved forward propagation.\"\n\nThis reverts commit 86de9b66480b710202a2898cf513db105d8c432f.\n\nIn ARCv2, it has been noted that this patch reveals a potential\nmisbehavior in GCC regarding the handling of built-in\nmultiplication overflow. Reverting this patch serves as a temporary\nsolution to allow time for a proper fix of the exposed issue.\n\nIssue: https://github.com/foss-for-synopsys-dwc-arc-processors/toolchain/issues/630","shortMessageHtmlLink":"Revert \"PR rtl-optimization/111267: Improved forward propagation.\""}},{"before":null,"after":"23d5406ab6d50e9f995c78ef723267208126ee95","ref":"refs/heads/luis_fwprop_revert","pushedAt":"2024-07-09T15:05:28.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"Revert \"PR rtl-optimization/111267: Improved forward propagation.\"\n\nThis reverts commit 86de9b66480b710202a2898cf513db105d8c432f.\n\nIn ARCv2, it has been noted that this patch reveals a potential\nmisbehavior in GCC regarding the handling of built-in\nmultiplication overflow. Reverting this patch serves as a temporary\nsolution to allow time for a proper fix of the exposed issue.\n\nIssue: https://github.com/foss-for-synopsys-dwc-arc-processors/toolchain/issues/630","shortMessageHtmlLink":"Revert \"PR rtl-optimization/111267: Improved forward propagation.\""}},{"before":"42bc6a8c4353fc239d89a173f97ccba9f01b2c08","after":"e2ba7f0fffd1047b065e8aacb11e2ed3680bf597","ref":"refs/heads/arc-2024.06","pushedAt":"2024-07-09T14:44:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"arc: Update skip test verification for \"-mcpu=\" flag.\n\nA DejaGNU directive has been added to skip the following\ntest cases if the GCC options include any \"-mcpu=\" flag\nother than the required by the test case.\n\n\"-mcpu=hs\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/shlsi-1.c\n\n\"-mcpu=em\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-2.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-3.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-4.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-5.c\n  - gcc/testsuite/gcc.target/arc/extvsi-1.c\n  - gcc/testsuite/gcc.target/arc/extvsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-3.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-4.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-5.c\n  - gcc/testsuite/gcc.target/arc/lsl16-1.c\n  - gcc/testsuite/gcc.target/arc/lsr16-1.c\n  - gcc/testsuite/gcc.target/arc/pr101955.c\n  - gcc/testsuite/gcc.target/arc/scc-ltu.c\n  - gcc/testsuite/gcc.target/arc/shlsi-2.c\n  - gcc/testsuite/gcc.target/arc/shlsi-3.c\n  - gcc/testsuite/gcc.target/arc/shlsi-4.c\n  - gcc/testsuite/gcc.target/arc/shlsi-5.c\n  - gcc/testsuite/gcc.target/arc/swap-1.c\n  - gcc/testsuite/gcc.target/arc/swap-2.c\n\n\"-mcpu=nps400\"\n  - gcc/testsuite/gcc.target/arc/cmem-bit-1.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-2.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-3.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-4.c\n  - gcc/testsuite/gcc.target/arc/nps400-cpu-flag.c\n\n\"-mcpu=archs\"\n  - gcc/testsuite/gcc.target/arc/tumaddsidi4.c\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"arc: Update skip test verification for \"-mcpu=\" flag."}},{"before":"4ce65051d4dfa0b7ffd4428d04caad4adf18ecdc","after":null,"ref":"refs/tags/arc-2024.06-rc2","pushedAt":"2024-07-09T13:16:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"f1aeed802c3c6ba28a56b2696adeada66d827c4e","after":null,"ref":"refs/tags/arc-2024.06-rc2","pushedAt":"2024-07-09T12:44:07.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"d7c711f0427e7e57f888b5dfd62929dcea9fb5f3","after":"42bc6a8c4353fc239d89a173f97ccba9f01b2c08","ref":"refs/heads/arc-2024.06","pushedAt":"2024-07-03T15:30:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"artemiy-volkov","name":null,"path":"/artemiy-volkov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/137805134?s=80&v=4"},"commit":{"message":"RISC-V: Fix unrecognizable pattern in riscv_expand_conditional_move()\n\nPresently, the code fragment:\n\nint x[5];\n\nvoid\nd(int a, int b, int c) {\n  for (int i = 0; i < 5; i++)\n    x[i] = (a != b) ? c : a;\n}\n\ncauses an ICE when compiled with -O2 -march=rv32i_zicond:\n\ntest.c: In function 'd':\ntest.c: error: unrecognizable insn:\n   11 | }\n      | ^\n(insn 8 5 9 2 (set (reg:SI 139 [ iftmp.0_2 ])\n        (if_then_else:SI (ne:SI (reg/v:SI 136 [ a ])\n                (reg/v:SI 137 [ b ]))\n            (reg/v:SI 136 [ a ])\n            (reg/v:SI 138 [ c ]))) -1\n     (nil))\nduring RTL pass: vregs\n\nThis happens because, as part of one of the optimizations in\nriscv_expand_conditional_move(), an if_then_else is generated with both\ncomparands being register operands, resulting in an unmatchable insn since\nZicond patterns require constant 0 as the second comparand.  Fix this by adding\na extra check before performing this optimization.\n\nThe code snippet mentioned above is also included in this patch as a new Zicond\ntestcase.\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv.cc (riscv_expand_conditional_move): Add a\n\tCONST0_RTX check.\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/riscv/zicond-ice-5.c: New test.","shortMessageHtmlLink":"RISC-V: Fix unrecognizable pattern in riscv_expand_conditional_move()"}},{"before":"8d41fca68610896de53692048653ba0d5e162103","after":null,"ref":"refs/tags/arc-2024.06-rc1","pushedAt":"2024-07-02T03:56:23.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"yaroslavsadin","name":"Yaroslav Sadin","path":"/yaroslavsadin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6427691?s=80&v=4"}},{"before":"ab56adf7de6efaf1e859ad35e48f96fe92b2cf06","after":"853405c3d5477632d83a9547bff6135a51d630a3","ref":"refs/heads/arc64","pushedAt":"2024-06-28T15:29:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"arc64: Handle moving 64-bit constants to FPU_REGS\n\nFixes\nhttps://github.com/foss-for-synopsys-dwc-arc-processors/toolchain/issues/625","shortMessageHtmlLink":"arc64: Handle moving 64-bit constants to FPU_REGS"}},{"before":"01fd9cd939ca8805369aa3a78d5fd6541f286438","after":"d7c711f0427e7e57f888b5dfd62929dcea9fb5f3","ref":"refs/heads/arc-2024.06","pushedAt":"2024-06-28T15:28:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"arc64: Handle moving 64-bit constants to FPU_REGS\n\nFixes\nhttps://github.com/foss-for-synopsys-dwc-arc-processors/toolchain/issues/625","shortMessageHtmlLink":"arc64: Handle moving 64-bit constants to FPU_REGS"}},{"before":"c521e4be452c5c832376d71f026834dea8249e28","after":"153b472a183827f86b4790c96920fd7d47b0d784","ref":"refs/heads/luis_mcpu_wip","pushedAt":"2024-06-26T12:41:14.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"arc: Update skip test verification for \"-mcpu=\" flag.\n\nA DejaGNU directive has been added to skip the following\ntest cases if the GCC options include any \"-mcpu=\" flag\nother than the required by the test case.\n\n\"-mcpu=hs\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/shlsi-1.c\n\n\"-mcpu=em\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-2.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-3.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-4.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-5.c\n  - gcc/testsuite/gcc.target/arc/extvsi-1.c\n  - gcc/testsuite/gcc.target/arc/extvsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-3.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-4.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-5.c\n  - gcc/testsuite/gcc.target/arc/lsl16-1.c\n  - gcc/testsuite/gcc.target/arc/lsr16-1.c\n  - gcc/testsuite/gcc.target/arc/pr101955.c\n  - gcc/testsuite/gcc.target/arc/scc-ltu.c\n  - gcc/testsuite/gcc.target/arc/shlsi-2.c\n  - gcc/testsuite/gcc.target/arc/shlsi-3.c\n  - gcc/testsuite/gcc.target/arc/shlsi-4.c\n  - gcc/testsuite/gcc.target/arc/shlsi-5.c\n  - gcc/testsuite/gcc.target/arc/swap-1.c\n  - gcc/testsuite/gcc.target/arc/swap-2.c\n\n\"-mcpu=nps400\"\n  - gcc/testsuite/gcc.target/arc/cmem-bit-1.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-2.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-3.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-4.c\n  - gcc/testsuite/gcc.target/arc/nps400-cpu-flag.c\n\n\"-mcpu=archs\"\n  - gcc/testsuite/gcc.target/arc/tumaddsidi4.c\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"arc: Update skip test verification for \"-mcpu=\" flag."}},{"before":"527534102c00cf9236985171aa427cf37d943c9f","after":"c521e4be452c5c832376d71f026834dea8249e28","ref":"refs/heads/luis_mcpu_wip","pushedAt":"2024-06-26T12:34:13.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"arc: Update skip test verification for \"-mcpu=\" flag.\n\nA DejaGNU directive has been added to skip the following\ntest cases if the GCC options include any \"-mcpu=\" flag\nother than the required by the test case.\n\n\"-mpcu=hs\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/shlsi-1.c\n\n\"-mcpu=em\"\n  - gcc/testsuite/gcc.target/arc/ashrsi-2.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-3.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-4.c\n  - gcc/testsuite/gcc.target/arc/ashrsi-5.c\n  - gcc/testsuite/gcc.target/arc/extvsi-1.c\n  - gcc/testsuite/gcc.target/arc/extvsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-1.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-2.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-3.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-4.c\n  - gcc/testsuite/gcc.target/arc/lshrsi-5.c\n  - gcc/testsuite/gcc.target/arc/lsl16-1.c\n  - gcc/testsuite/gcc.target/arc/lsr16-1.c\n  - gcc/testsuite/gcc.target/arc/pr101955.c\n  - gcc/testsuite/gcc.target/arc/scc-ltu.c\n  - gcc/testsuite/gcc.target/arc/shlsi-2.c\n  - gcc/testsuite/gcc.target/arc/shlsi-3.c\n  - gcc/testsuite/gcc.target/arc/shlsi-4.c\n  - gcc/testsuite/gcc.target/arc/shlsi-5.c\n  - gcc/testsuite/gcc.target/arc/swap-1.c\n  - gcc/testsuite/gcc.target/arc/swap-2.c\n\n\"-mcpu=nps400\"\n  - gcc/testsuite/gcc.target/arc/cmem-bit-1.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-2.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-3.c\n  - gcc/testsuite/gcc.target/arc/cmem-bit-4.c\n  - gcc/testsuite/gcc.target/arc/nps400-cpu-flag.c\n\n\"-mcpu=archs\"\n  - gcc/testsuite/gcc.target/arc/tumaddsidi4.c\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"arc: Update skip test verification for \"-mcpu=\" flag."}},{"before":null,"after":"527534102c00cf9236985171aa427cf37d943c9f","ref":"refs/heads/luis_mcpu_wip","pushedAt":"2024-06-26T10:29:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"arc: Update skip test verification for \"-mcpu=archs\"\n\nA DejaGNU directive has been added to skip the test case if\nthe GCC options include any \"-mcpu=\" flag other than\nthe required \"-mcpu=archs\".\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"arc: Update skip test verification for \"-mcpu=archs\""}},{"before":"ed0748302058903e92b3a399dab06d6fc7d7bdcc","after":"ab56adf7de6efaf1e859ad35e48f96fe92b2cf06","ref":"refs/heads/arc64","pushedAt":"2024-06-25T09:15:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"},"commit":{"message":"libstdc++: Check for fenv.h and complex.h earlier\n\nfenv.h and complex.h headers must be checked earlier in the\nconfiguration script of libstdc++.\n\nInitially, this check was performed before GLIBCXX_CHECK_C99_TR1\nto prevent detecting fenv.h and complex.h from C++ headers.\nBut, since GCC 14 GLIBCXX_ENABLE_C99 also tries to check fenv.h\nand finds it in C++ headers even if it is not present in libc,\nthe check must be performed earlier.\n\nSigned-off-by: Yuriy Kolerov <ykolerov@synopsys.com>","shortMessageHtmlLink":"libstdc++: Check for fenv.h and complex.h earlier"}},{"before":"a9904c3f0dccfea35ab171a2f12d6d80e4440a1f","after":null,"ref":"refs/heads/arc-2024.06-fix-canadian","pushedAt":"2024-06-25T09:12:48.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"}},{"before":"c6c9466b9d4998f8ef87bb86ae6d04a982977881","after":"01fd9cd939ca8805369aa3a78d5fd6541f286438","ref":"refs/heads/arc-2024.06","pushedAt":"2024-06-25T09:12:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"},"commit":{"message":"libstdc++: Check for fenv.h and complex.h earlier\n\nfenv.h and complex.h headers must be checked earlier in the\nconfiguration script of libstdc++.\n\nInitially, this check was performed before GLIBCXX_CHECK_C99_TR1\nto prevent detecting fenv.h and complex.h from C++ headers.\nBut, since GCC 14 GLIBCXX_ENABLE_C99 also tries to check fenv.h\nand finds it in C++ headers even if it is not present in libc,\nthe check must be performed earlier.\n\nSigned-off-by: Yuriy Kolerov <ykolerov@synopsys.com>","shortMessageHtmlLink":"libstdc++: Check for fenv.h and complex.h earlier"}},{"before":"067a396f08ea13e3ac5638c707e6f2b6e8e95632","after":"c6c9466b9d4998f8ef87bb86ae6d04a982977881","ref":"refs/heads/arc-2024.06","pushedAt":"2024-06-25T06:13:56.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"ARCv2: Update pr9001184797.c test case.\n\nUpdated the test case to comply with new standards due\nto stricter analysis in the latest GCC versions.\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"ARCv2: Update pr9001184797.c test case."}},{"before":"5142562e9831e86006ad2682375a23f4a9b85c4d","after":"a9904c3f0dccfea35ab171a2f12d6d80e4440a1f","ref":"refs/heads/arc-2024.06-fix-canadian","pushedAt":"2024-06-21T13:45:35.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"},"commit":{"message":"libstdc++: Check for fenv.h and complex.h earlier\n\nfenv.h and complex.h headers must be checked earlier in the\nconfiguration script of libstdc++.\n\nInitially, this check was performed before GLIBCXX_CHECK_C99_TR1\nto prevent detecting fenv.h and complex.h from C++ headers.\nBut, since GCC 14 GLIBCXX_ENABLE_C99 also tries to check fenv.h\nand finds it in C++ headers even if it is not present in libc,\nthe check must be performed earlier.\n\nSigned-off-by: Yuriy Kolerov <ykolerov@synopsys.com>","shortMessageHtmlLink":"libstdc++: Check for fenv.h and complex.h earlier"}},{"before":"008f299cc47c9eb316b5dc90de7ae55e6911a524","after":"5142562e9831e86006ad2682375a23f4a9b85c4d","ref":"refs/heads/arc-2024.06-fix-canadian","pushedAt":"2024-06-21T13:32:29.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"},"commit":{"message":"libstdc++: Check for fenv.h and complex.h earlier\n\nfenv.h and complex.h headers must be checked earlier in the\nconfiguration script of libstdc++.\n\nInitially, this check was performed before GLIBCXX_CHECK_C99_TR1\nto prevent detecting fenv.h and complex.h from C++ headers.\nBut, since GCC 14 GLIBCXX_ENABLE_C99 also tries to check fenv.h\nand finds it C++ headers even if it is not present in libc.\nThe check must be performed earlier.\n\nSigned-off-by: Yuriy Kolerov <ykolerov@synopsys.com>","shortMessageHtmlLink":"libstdc++: Check for fenv.h and complex.h earlier"}},{"before":null,"after":"008f299cc47c9eb316b5dc90de7ae55e6911a524","ref":"refs/heads/arc-2024.06-fix-canadian","pushedAt":"2024-06-21T11:55:19.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"kolerov","name":"Yuriy Kolerov","path":"/kolerov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/516974?s=80&v=4"},"commit":{"message":"libstdc++: Check for fenv.h and complex.h earlier\n\nInitially thise check was performed before GLIBCXX_CHECK_C99_TR1\nto prevent detecting fenv.h and complex.h from C++ headers.\nBut since GCC 14 GLIBCXX_ENABLE_C99 also tries to check fenv.h\nand finds it C++ headers even if it is not presented in libc.\nThus, the check must be performed earlier.\n\nSigned-off-by: Yuriy Kolerov <ykolerov@synopsys.com>","shortMessageHtmlLink":"libstdc++: Check for fenv.h and complex.h earlier"}},{"before":null,"after":"d7159d1e3977c122f2f6dbc07c57a278fcb0de2c","ref":"refs/heads/luis_test_fix_wip","pushedAt":"2024-06-20T16:50:54.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"luismgsilva","name":"Luis Silva","path":"/luismgsilva","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/106989662?s=80&v=4"},"commit":{"message":"ARCv2: Update pr9001184797.c test case.\n\nUpdated the test case to comply with new standards due\nto stricter analysis in the latest GCC versions.\n\nSigned-off-by: Luis Silva <luiss@synopsys.com>","shortMessageHtmlLink":"ARCv2: Update pr9001184797.c test case."}},{"before":"dbee79a36a2a69614e84b980cd57f2fc441c8024","after":"067a396f08ea13e3ac5638c707e6f2b6e8e95632","ref":"refs/heads/arc-2024.06","pushedAt":"2024-06-18T12:16:12.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"arcv: fuse load-immediate with dependent branch\n\nWith this commit, we allow a load-immediate to be macro-op fused with a\nsuccessive conditional branch that is dependent on it, e.g.:\n\nli  t0, #imm\nbge t1, t0, .label\n\nSince HW requirements dictate that the destination register of the load\nneeds to be the first operand of the branch instruction, this patch also\ndefines a new peephole optimization to transform the above fragment to:\n\nli  t0, #imm\nble t0, t1, .label\n\nAdditionally, we add a new testcase to check the correctness of the\naforementioned new peephole pattern.\n\nSigned-off-by: Artemiy Volkov <artemiy@synopsys.com>","shortMessageHtmlLink":"arcv: fuse load-immediate with dependent branch"}},{"before":"905facf0fe503f01f1ca8a4e6cf801fdcdd37296","after":"ed0748302058903e92b3a399dab06d6fc7d7bdcc","ref":"refs/heads/arc64","pushedAt":"2024-06-18T02:48:51.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"rebase fixes","shortMessageHtmlLink":"rebase fixes"}},{"before":null,"after":"905facf0fe503f01f1ca8a4e6cf801fdcdd37296","ref":"refs/heads/arc64-20240618","pushedAt":"2024-06-18T02:48:29.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"arc64: Saner acceptance of immediates by arc64_legitimate_address_p()\n\nBefore this change, cc1(plus) could emit \"store\" insturctions such as:\n\nstl 0x1234, [0x80_0000_1000]\n\nwhich would become \"stl 0x1234, [0x1000]\" by the \"as\"sembler.\n\nThis happened, because \"arc64_legitimate_address_1_p()\" was returning\n\"true\" for any sort of \"const_int\"s.  With this change, it returns\n\"true\" only if the number can fit in 32-bit, and \"false\" otherwise.\n\nThe address preparation as performed by \"arc64_prepare_move_operands()\"\nduring the \"movdi expand\" has already taken care of the rest:\n\n(define_predicate \"splittable_const_int_operand\"\n  (match_code \"const_int\")\n{\n  ...\n  /* Check if the constant can be loaded in a single bsetl/bclrl insn. */\n  if ((SINGLE_BIT_MASK_OPERAND (zext_hwi (INTVAL (op) >> 32, 32))\n       && UNSIGNED_INT32 (zext_hwi (INTVAL (op), 32)))\n      || (SINGLE_BIT_MASK_OPERAND (zext_hwi ((~INTVAL (op)) >> 32, 32))\n          && (sext_hwi (INTVAL (op), 32) < 0)))\n    return false;\n  ...\n}\n\nBecause of this logic, there's no need for a split and a mere\n\"bsetl r0, 0x1000, 39\" will get the job done.","shortMessageHtmlLink":"arc64: Saner acceptance of immediates by arc64_legitimate_address_p()"}},{"before":null,"after":"dbee79a36a2a69614e84b980cd57f2fc441c8024","ref":"refs/heads/arc-2024.06","pushedAt":"2024-06-18T02:39:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"shahab-vahedi","name":"Shahab","path":"/shahab-vahedi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16524902?s=80&v=4"},"commit":{"message":"arcv: fuse load-immediate with dependent branch\n\nWith this commit, we allow a load-immediate to be macro-op fused with a\nsuccessive conditional branch that is dependent on it, e.g.:\n\nli  t0, #imm\nbge t1, t0, .label\n\nSince HW requirements dictate that the destination register of the load\nneeds to be the first operand of the branch instruction, this patch also\ndefines a new peephole optimization to transform the above fragment to:\n\nli  t0, #imm\nble t0, t1, .label\n\nAdditionally, we add a new testcase to check the correctness of the\naforementioned new peephole pattern.\n\nSigned-off-by: Artemiy Volkov <artemiyv@synopsys.com>","shortMessageHtmlLink":"arcv: fuse load-immediate with dependent branch"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yNFQxNTo1Mzo0MC4wMDAwMDBazwAAAAS_W7IA","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNi0xOFQwMjozOTozOC4wMDAwMDBazwAAAARn-fP_"}},"title":"Activity · foss-for-synopsys-dwc-arc-processors/gcc"}