-
Notifications
You must be signed in to change notification settings - Fork 21
/
spu.isdf
271 lines (219 loc) · 6.9 KB
/
spu.isdf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
# SPU Instruction Set Descriptor File
# by geohot
# part of "The Embedded Disassembler"
# Registers is a reserved keyword
# Makes Registers_0 Registers_1 Registers_2... in global scope
# Haha, that would've been nice if true
# I don't think % is a reserved keyword
Registers 128 %0 %1 %2 %3 %4 %5 %6 %7 %8 %9
Registers 128 %10 %11 %12 %13 %14 %15 %16 %17 %18 %19
Registers 128 %20 %21 %22 %23 %24 %25 %26 %27 %28 %29
Registers 128 %30 %31 %32 %33 %34 %35 %36 %37 %38 %39
Registers 128 %40 %41 %42 %43 %44 %45 %46 %47 %48 %49
Registers 128 %50 %51 %52 %53 %54 %55 %56 %57 %58 %59
Registers 128 %60 %61 %62 %63 %64 %65 %66 %67 %68 %69
Registers 128 %70 %71 %72 %73 %74 %75 %76 %77 %78 %79
Registers 128 %80 %81 %82 %83 %84 %85 %86 %87 %88 %89
Registers 128 %90 %91 %92 %93 %94 %95 %96 %97 %98 %99
Registers 128 %100 %101 %102 %103 %104 %105 %106 %107 %108 %109
Registers 128 %110 %111 %112 %113 %114 %115 %116 %117 %118 %119
Registers 128 %120 %121 %122 %123 %124 %125 %126 %127
Registers 32 PC
# Special Strings
ProgramCounter `PC`
LinkRegister `%R0`
StackPointer `%R1`
ProgramCounterOffset 0
# Instruction Comprehesions start here
# An instruction runs through all matching until it hits Stop
# * is don't care
# spaces are ignored
# any lowercase letter is a local variable
# DefaultChange, Registers are special global words
# Stop, Change, Parsed are special local words
# Everything else is a string, with all whitespace stripped
# Curly braces mean insert variable, undeclared vars are empty
# Parsed
# Parsed can be recursive, use percent to insert
# |...| is eval string to hex
# Noob notes
# |...| is eval string to hex
# {...} is get variable
# {{...}} is get register indexed by variable
# [...] is dereference
# `...` is "address of"
# So to clarify, [`{{n}}`] is the derefenced address of the register indexed by the variable "n". Got that?
# Though I don't understand {|{ri}|} for immeds, why the second get variable
# DefaultChanges apply to the inverse condition of anything targeting the target
# If that makes sense at all
# I don't think signed(as in like + and -) is handled yet
# This will not be a simulator for now
####DefaultChanges####
DefaultChange 32 `PC` [`PC`]+4
####Memory-Load/Store Instructions####
# Load Quadword (d-form)
00110100 iiiiiiiiii aaaaaaa ttttttt
ri {i} << 4
Parsed "O R, I(R)" lqd {{t}} {|{ri}|} {{a}}
#Change 128 `{{t}}` [[`{{a}}`] + {ri}]
Stop
# Load Quadword (x-form)
00111000100 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" lqx {{t}} {{a}} {{b}}
#Change 128 `{{t}}` [[`{{a}}`] + [`{{b}}`]]
Stop
# Load Quadword (a-form)
001100001 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" lqa {{t}} {|{i}|}
#Change 128 `{{t}}` {i}
Stop
# Load Quadword Instruction Relative (a-form)
001100111 iiiiiiiiiiiiiiii ttttttt
Source [[`PC`] + ({i} << 2)]
Parsed "O R, I" lqr {{t}} {|Source|}
#Change 128 `{{t}}` {Source}
Stop
# Store Quadword (d-form)
00100100 iiiiiiiiii aaaaaaa ttttttt
ri {i} << 4
Parsed "O R, I(R)" stqd {{t}} {|{ri}|} {{a}}
#Change 128 [`{{a}}`]+{ri} [`{{t}}`]
Stop
# Store Quadword (x-form)
00101000100 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" stqx {{t}} {{a}} {{b}}
#Change 128 [`{{a}}`] + [`{{b}}`] [`{{t}}`]
Stop
# Store Quadword (a-form)
001000001 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" stqa {{t}} {|{i}|}
#Change 128 {i} [`{{t}}`]
Stop
# Store Quadword Instruction Relative (a-form)
001000111 iiiiiiiiiiiiiiii ttttttt
Source [[`PC`] + ({i} << 2)]
Parsed "O R, I" stqr {{t}} {|Source|}
#Change 128 {Source} [`{{t}}`]
Stop
# Generate Controls for Byte Insertion (d-form)
00111110100 iiiiiii aaaaaaa ttttttt
Parsed "O R, I(R)" cbd {{t}} {i} {{a}}
Stop
# Generate Controls for Byte Insertion (x-form)
00111010100 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" cbx {{t}} {{a}} {{b}}
Stop
# Generate Controls for Halfword Insertion (d-form)
00111110101 iiiiiii aaaaaaa ttttttt
Parsed "O R, I(R)" chd {{t}} {i} {{a}}
Stop
# Generate Controls for Halfword Insertion (x-form)
00111010101 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" chx {{t}} {{a}} {{b}}
Stop
# Generate Controls for Word Insertion (d-form)
00111110110 iiiiiii aaaaaaa ttttttt
Parsed "O R, I(R)" cwd {{t}} {i} {{a}}
Stop
# Generate Controls for Word Insertion (x-form)
00111010110 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" cwx {{t}} {{a}} {{b}}
Stop
# Generate Controls for Doubleword Insertion (d-form)
00111110111 iiiiiii aaaaaaa ttttttt
Parsed "O R, I(R)" cdd {{t}} {i} {{a}}
Stop
# Generate Controls for Doubleword Insertion (x-form)
00111010111 bbbbbbb aaaaaaa ttttttt
Parsed "O R, R, R" cdx {{t}} {{a}} {{b}}
Stop
####Constant-Formation Instructions####
# Immediate Load Halfword
010000011 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" ilh {{t}} {i}
Stop
# Immediate Load Halfword Upper
010000010 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" ilhu {{t}} {i}
Stop
# Immediate Load Word
010000001 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" il {{t}} {i}
Stop
# Immediate Load Address
0100001 iiiiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" ila {{t}} {i}
Stop
# Immediate Or Halfword Lower
011000001 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" iohl {{t}} {i}
Stop
# Form Select Mask for Bytes Immediate
001100101 iiiiiiiiiiiiiiii ttttttt
Parsed "O R, I" fsmbi {{t}} {i}
Stop
####Integer and Logical Instructions####
# Add Halfword
00011001000 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" ah {{t}} {{a}} {{b}}
Stop
# Add Halfword Immediate
00011101 iiiiiiiiii aaaaaaa tttttt
Parsed "O R, R, I" ahi {{t}} {{a}} {i}
Stop
# Add Word
00011001000 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" a {{t}} {{a}} {{b}}
Stop
# Add Word Immediate
00011100 iiiiiiiiii aaaaaaa tttttt
Parsed "O R, R, I" ai {{t}} {{a}} {i}
Stop
# Subtract from Halfword
00001001000 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" sfh {{t}} {{a}} {{b}}
Stop
# Subtract from Halfword Immediate
00001101 iiiiiiiiii aaaaaaa tttttt
Parsed "O R, R, I" sfhi {{t}} {{a}} {i}
Stop
# Subtract from Word
00001000000 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" sf {{t}} {{a}} {{b}}
Stop
# Subtract from Word Immediate
00001100 iiiiiiiiii aaaaaaa tttttt
Parsed "O R, R, I" sfi {{t}} {{a}} {i}
Stop
# Add Extended
01101000000 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" addx {{t}} {{a}} {{b}}
Stop
# Carry Generate
00011000010 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" cg {{t}} {{a}} {{b}}
Stop
# Carry Generate Extended
01101000010 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" cgx {{t}} {{a}} {{b}}
Stop
# Subtract from Extended
01101000001 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" sfx {{t}} {{a}} {{b}}
Stop
# Borrow Generate
00001000010 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" bg {{t}} {{a}} {{b}}
Stop
# Multiply
01111000100 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" mpy {{t}} {{a}} {{b}}
Stop
# Multiply Unsigned
01111001100 bbbbbbb aaaaaaa tttttt
Parsed "O R, R, R" mpyu {{t}} {{a}} {{b}}
Stop
# Multiply Unsigned
01110100 iiiiiiiiii aaaaaaa tttttt
Parsed "O R, R, I" mpyi {{t}} {{a}} {i}
Stop