Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Port and run operator tests #167

Closed
etiotto opened this issue Dec 19, 2023 · 2 comments · Fixed by #246
Closed

Port and run operator tests #167

etiotto opened this issue Dec 19, 2023 · 2 comments · Fixed by #246
Assignees
@ESI-SYD
Labels
enhancement New feature or request tests: ut
Milestone
1.0 [UT and Tutor...

Comments

@etiotto
Copy link
Contributor

etiotto commented Dec 19, 2023 •
edited
Loading

We need to run the python operator tests:

image

As part of this investigation we might discover missing functionality or expose functional issues in the current implementation. Separate work items may be added to track compiler work required to complete this task.
@etiotto etiotto added enhancement New feature or request LLVM Codegen labels Dec 19, 2023
@etiotto etiotto assigned etiotto and unassigned etiotto Dec 20, 2023
@etiotto etiotto mentioned this issue Jan 5, 2024
Closed
@ESI-SYD ESI-SYD mentioned this issue Jan 11, 2024
Closed
@ESI-SYD ESI-SYD linked a pull request Jan 17, 2024 that will close this issue
[UT] Port and run operator tests #246
Merged
@ESI-SYD ESI-SYD closed this as completed Jan 19, 2024
@etiotto etiotto reopened this Jan 19, 2024
@etiotto
Copy link
Contributor Author

etiotto commented Jan 19, 2024

@ESI-SYD I know you have opened issues to track remaining failing operator tests. Could you please also list them here so that it is easy to find them. Then go ahead an close the issue.

@ESI-SYD
Copy link
Contributor

ESI-SYD commented Jan 22, 2024 •
edited by etiotto
Loading

@etiotto etiotto closed this as completed Jan 22, 2024
@vlad-penkin vlad-penkin added this to the UT pass rate milestone Feb 9, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@ESI-SYD ESI-SYD

Labels
enhancement New feature or request tests: ut
Projects
None yet
Milestone
1.0 [UT and Tutorials][Triton 3.0] Pa...
Development

Successfully merging a pull request may close this issue.

[UT] Port and run operator tests intel/intel-xpu-backend-for-triton
3 participants
@etiotto @ESI-SYD @vlad-penkin