Skip to content

Latest commit

 

History

History
47 lines (40 loc) · 2.4 KB

paper.md

File metadata and controls

47 lines (40 loc) · 2.4 KB
title tags authors affiliations date bibliography
Kactus2: A graphical EDA tool built on the IP-XACT standard
IP-XACT
EDA
Design
FPGA
Hardware
Intellectual Property
reuse
mpsoc
name affiliation
Antti Kamppi
1
name affiliation
Esko Pekkarinen
1
name affiliation
Janne Virtanen
1
name affiliation
Joni-Matti Määttä
1
name affiliation
Juho Järvinen
1
name affiliation
Lauri Matilainen
1
name affiliation
Mikko Teuho
1
name affiliation
Timo D. Hämäläinen
1
name index
Tampere University of Technology
1
11 November 2016
paper.bib

Summary

Kactus2 is a graphical electronic design automation (EDA) tool [@DEV] for packing and assembling building blocks for application-specific integrated circuits (ASIC) and field-programmable gate arrays (FPGA). Thus, the target audience is mostly hardware developers, but also co-operation with software development is enabled through software integration.

The core functionality of Kactus2 is creating and reusing intellectual property. This can be done for individual components as well as designs and hierarchies incorporating multiple component instances. In addition, the tool supports configuration for improving reusability. Furthermore, Kactus2 features integration support such as HDL generation and memory visualization.

Kactus2 is based on IEEE 1685-2014 "IP-XACT" standard [@IP-XACT], which defines an XML format for documents describing the components, designs and configurations. Ideally, this enables vendor independent integration between standard compatible tools. The IP-XACT standard is complex and versatile, but Kactus2 hides most of the complexity and offers the users the easiest to use tool to accomplish IP-XACT related EDA tasks. In addition, Kactus2 includes extensions for software components, software on hardware mapping and API abstraction, as well as physical product hierarchy including printed circuit board level.

Structurally Kactus2 consists of a core and plugins. The latter implement, for example, import from legacy code (e.g. Verilog, VHDL) and generation of source code for hardware synthesis and software development. Current generators produce Verilog, VHDL, PADS PCB parts as well as C memory map headers. Kactus2 utilizes Qt5 user interface library. Supported platforms are Windows and Linux.

References