forked from tonioni/WinUAE
-
Notifications
You must be signed in to change notification settings - Fork 0
/
gayle.cpp
2061 lines (1914 loc) · 51 KB
/
gayle.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* UAE - The Un*x Amiga Emulator
*
* Gayle (and motherboard resources) memory bank
*
* (c) 2006 - 2008 Toni Wilen
*/
#define GAYLE_LOG 0
#define IDE_LOG 0
#define MBRES_LOG 0
#define PCMCIA_LOG 0
#include "sysconfig.h"
#include "sysdeps.h"
#include "options.h"
#include "memory.h"
#include "custom.h"
#include "newcpu.h"
#include "filesys.h"
#include "gayle.h"
#include "savestate.h"
#include "uae.h"
#include "gui.h"
#include "a2091.h"
#include "ncr_scsi.h"
/*
600000 to 9FFFFF 4 MB Credit Card memory if CC present
A00000 to A1FFFF 128 KB Credit Card Attributes
A20000 to A3FFFF 128 KB Credit Card I/O
A40000 to A5FFFF 128 KB Credit Card Bits
A60000 to A7FFFF 128 KB PC I/O
D80000 to D8FFFF 64 KB SPARE chip select
D90000 to D9FFFF 64 KB ARCNET chip select
DA0000 to DA3FFF 16 KB IDE drive
DA4000 to DA4FFF 16 KB IDE reserved
DA8000 to DAFFFF 32 KB Credit Card and IDE configregisters
DB0000 to DBFFFF 64 KB Not used (reserved for external IDE)
* DC0000 to DCFFFF 64 KB Real Time Clock (RTC)
DD0000 to DDFFFF 64 KB A3000 DMA controller
DD0000 to DD1FFF A4000 DMAC
DD2000 to DDFFFF A4000 IDE
DE0000 to DEFFFF 64 KB Motherboard resources
*/
#define NCR_OFFSET 0x40
/* Gayle definitions from Linux drivers and preliminary Gayle datasheet */
/* PCMCIA stuff */
#define GAYLE_RAM 0x600000
#define GAYLE_RAMSIZE 0x400000
#define GAYLE_ATTRIBUTE 0xa00000
#define GAYLE_ATTRIBUTESIZE 0x020000
#define GAYLE_IO 0xa20000 /* 16bit and even 8bit registers */
#define GAYLE_IOSIZE 0x010000
#define GAYLE_IO_8BITODD 0xa30000 /* odd 8bit registers */
#define GAYLE_ADDRESS 0xda8000 /* gayle main registers base address */
#define GAYLE_RESET 0xa40000 /* write 0x00 to start reset,
read 1 byte to stop reset */
/* IDE stuff */
/* Bases of the IDE interfaces */
#define GAYLE_BASE_4000 0xdd2020 /* A4000/A4000T */
#define GAYLE_BASE_1200 0xda0000 /* A1200/A600 and E-Matrix 530 */
/* IDE drive registers */
#define IDE_DATA 0x00
#define IDE_ERROR 0x01 /* see err-bits */
#define IDE_NSECTOR 0x02 /* nr of sectors to read/write */
#define IDE_SECTOR 0x03 /* starting sector */
#define IDE_LCYL 0x04 /* starting cylinder */
#define IDE_HCYL 0x05 /* high byte of starting cyl */
#define IDE_SELECT 0x06 /* 101dhhhh , d=drive, hhhh=head */
#define IDE_STATUS 0x07 /* see status-bits */
#define IDE_DEVCON 0x0406
#define IDE_DRVADDR 0x0407
/* STATUS bits */
#define IDE_STATUS_ERR 0x01
#define IDE_STATUS_IDX 0x02
#define IDE_STATUS_DRQ 0x08
#define IDE_STATUS_DSC 0x10
#define IDE_STATUS_DRDY 0x40
#define IDE_STATUS_BSY 0x80
/* ERROR bits */
#define IDE_ERR_UNC 0x40
#define IDE_ERR_MC 0x20
#define IDE_ERR_IDNF 0x10
#define IDE_ERR_MCR 0x08
#define IDE_ERR_ABRT 0x04
#define IDE_ERR_NM 0x02
/*
* These are at different offsets from the base
*/
#define GAYLE_IRQ_4000 0x3020 /* MSB = 1, Harddisk is source of interrupt */
#define GAYLE_CS_1200 0x8000
#define GAYLE_IRQ_1200 0x9000
#define GAYLE_INT_1200 0xA000
#define GAYLE_CFG_1200 0xB000
/* DA8000 */
#define GAYLE_CS_IDE 0x80 /* IDE int status */
#define GAYLE_CS_CCDET 0x40 /* credit card detect */
#define GAYLE_CS_BVD1 0x20 /* battery voltage detect 1 */
#define GAYLE_CS_SC 0x20 /* credit card status change */
#define GAYLE_CS_BVD2 0x10 /* battery voltage detect 2 */
#define GAYLE_CS_DA 0x10 /* digital audio */
#define GAYLE_CS_WR 0x08 /* write enable (1 == enabled) */
#define GAYLE_CS_BSY 0x04 /* credit card busy */
#define GAYLE_CS_IRQ 0x04 /* interrupt request */
#define GAYLE_CS_DAEN 0x02 /* enable digital audio */
#define GAYLE_CS_DIS 0x01 /* disable PCMCIA slot */
/* DA9000 */
#define GAYLE_IRQ_IDE 0x80
#define GAYLE_IRQ_CCDET 0x40 /* credit card detect */
#define GAYLE_IRQ_BVD1 0x20 /* battery voltage detect 1 */
#define GAYLE_IRQ_SC 0x20 /* credit card status change */
#define GAYLE_IRQ_BVD2 0x10 /* battery voltage detect 2 */
#define GAYLE_IRQ_DA 0x10 /* digital audio */
#define GAYLE_IRQ_WR 0x08 /* write enable (1 == enabled) */
#define GAYLE_IRQ_BSY 0x04 /* credit card busy */
#define GAYLE_IRQ_IRQ 0x04 /* interrupt request */
#define GAYLE_IRQ_RESET 0x02 /* reset machine after CCDET change */
#define GAYLE_IRQ_BERR 0x01 /* generate bus error after CCDET change */
/* DAA000 */
#define GAYLE_INT_IDE 0x80 /* IDE interrupt enable */
#define GAYLE_INT_CCDET 0x40 /* credit card detect change enable */
#define GAYLE_INT_BVD1 0x20 /* battery voltage detect 1 change enable */
#define GAYLE_INT_SC 0x20 /* credit card status change enable */
#define GAYLE_INT_BVD2 0x10 /* battery voltage detect 2 change enable */
#define GAYLE_INT_DA 0x10 /* digital audio change enable */
#define GAYLE_INT_WR 0x08 /* write enable change enabled */
#define GAYLE_INT_BSY 0x04 /* credit card busy */
#define GAYLE_INT_IRQ 0x04 /* credit card interrupt request */
#define GAYLE_INT_BVD_LEV 0x02 /* BVD int level, 0=lev2,1=lev6 */
#define GAYLE_INT_BSY_LEV 0x01 /* BSY int level, 0=lev2,1=lev6 */
/* 0xDAB000 GAYLE_CONFIG */
#define GAYLE_CFG_0V 0x00
#define GAYLE_CFG_5V 0x01
#define GAYLE_CFG_12V 0x02
#define GAYLE_CFG_100NS 0x08
#define GAYLE_CFG_150NS 0x04
#define GAYLE_CFG_250NS 0x00
#define GAYLE_CFG_720NS 0x0c
#define IDE_GAYLE 0
#define IDE_ADIDE 1
#define MAX_IDE_MULTIPLE_SECTORS 128
#define SECBUF_SIZE (512 * (MAX_IDE_MULTIPLE_SECTORS * 2))
struct ide_hdf
{
struct hd_hardfiledata hdhfd;
uae_u8 secbuf[SECBUF_SIZE];
int data_offset;
int data_size;
int data_multi;
int lba48;
uae_u8 multiple_mode;
uae_u8 status;
int irq_delay;
int irq;
int num;
int type;
int blocksize;
};
static struct ide_hdf *idedrive[4];
struct hd_hardfiledata *pcmcia_sram;
static int pcmcia_card;
static int pcmcia_readonly;
static int gayle_id_cnt;
static uae_u8 gayle_irq, gayle_int, gayle_cs, gayle_cs_mask, gayle_cfg;
static uae_u8 ide_select, ide_nsector, ide_sector, ide_lcyl, ide_hcyl, ide_devcon, ide_error, ide_feat;
static uae_u8 ide_nsector2, ide_sector2, ide_lcyl2, ide_hcyl2, ide_feat2;
static int ide_drv, ide2, ide_splitter;
static struct ide_hdf *ide;
STATIC_INLINE void pw (int offset, uae_u16 w)
{
ide->secbuf[offset * 2 + 0] = (uae_u8)w;
ide->secbuf[offset * 2 + 1] = w >> 8;
}
static void ps (int offset, const TCHAR *src, int max)
{
int i, len;
char *s;
offset *= 2;
s = ua (src);
len = strlen (s);
for (i = 0; i < max; i++) {
char c = ' ';
if (i < len)
c = s[i];
ide->secbuf[offset ^ 1] = c;
offset++;
}
xfree (s);
}
static int isideirq (void)
{
if (!idedrive)
return 0;
if (ide_devcon & 2)
return 0;
if (idedrive[ide_drv] == NULL)
return 0;
if (idedrive[ide_drv]->irq || idedrive[ide_drv + 2]->irq) {
/* IDE killer feature. Do not eat interrupt to make booting faster. */
if (idedrive[ide_drv]->irq && idedrive[ide_drv]->hdhfd.size == 0)
idedrive[ide_drv]->irq = 0;
return 1;
}
return 0;
}
void rethink_gayle (void)
{
int lev2 = 0;
int lev6 = 0;
uae_u8 mask;
if (currprefs.cs_ide == IDE_A4000) {
if (isideirq ())
gayle_irq |= GAYLE_IRQ_IDE;
if ((gayle_irq & GAYLE_IRQ_IDE) && !(intreq & 0x0008))
INTREQ_0 (0x8000 | 0x0008);
}
if (currprefs.cs_ide != IDE_A600A1200 && !currprefs.cs_pcmcia)
return;
if (isideirq ())
gayle_irq |= GAYLE_IRQ_IDE;
mask = gayle_int & gayle_irq;
if (mask & (GAYLE_IRQ_IDE | GAYLE_IRQ_WR))
lev2 = 1;
if (mask & GAYLE_IRQ_CCDET)
lev6 = 1;
if (mask & (GAYLE_IRQ_BVD1 | GAYLE_IRQ_BVD2)) {
if (gayle_int & GAYLE_INT_BVD_LEV)
lev6 = 1;
else
lev2 = 1;
}
if (mask & GAYLE_IRQ_BSY) {
if (gayle_int & GAYLE_INT_BSY_LEV)
lev6 = 1;
else
lev2 = 1;
}
if (lev2 && !(intreq & 0x0008))
INTREQ_0 (0x8000 | 0x0008);
if (lev6 && !(intreq & 0x2000))
INTREQ_0 (0x8000 | 0x2000);
}
static void gayle_cs_change (uae_u8 mask, int onoff)
{
int changed = 0;
if ((gayle_cs & mask) && !onoff) {
gayle_cs &= ~mask;
changed = 1;
} else if (!(gayle_cs & mask) && onoff) {
gayle_cs |= mask;
changed = 1;
}
if (changed) {
gayle_irq |= mask;
rethink_gayle ();
if (mask & GAYLE_CS_CCDET) {
if (gayle_irq & GAYLE_IRQ_RESET)
uae_reset (0);
if (gayle_irq & GAYLE_IRQ_BERR)
Exception (2, 0);
}
}
}
static void card_trigger (int insert)
{
if (insert) {
if (pcmcia_card) {
gayle_cs_change (GAYLE_CS_CCDET, 1);
gayle_cfg = GAYLE_CFG_100NS;
if (!pcmcia_readonly)
gayle_cs_change (GAYLE_CS_WR, 1);
}
} else {
gayle_cfg = 0;
gayle_cs_change (GAYLE_CS_CCDET, 0);
gayle_cs_change (GAYLE_CS_BVD2, 0);
gayle_cs_change (GAYLE_CS_BVD1, 0);
gayle_cs_change (GAYLE_CS_WR, 0);
gayle_cs_change (GAYLE_CS_BSY, 0);
}
rethink_gayle ();
}
static void write_gayle_cfg (uae_u8 val)
{
gayle_cfg = val;
}
static uae_u8 read_gayle_cfg (void)
{
return gayle_cfg & 0x0f;
}
static void write_gayle_irq (uae_u8 val)
{
gayle_irq = (gayle_irq & val) | (val & 3);
}
static uae_u8 read_gayle_irq (void)
{
return gayle_irq;
}
static void write_gayle_int (uae_u8 val)
{
gayle_int = val;
}
static uae_u8 read_gayle_int (void)
{
return gayle_int;
}
static void write_gayle_cs (uae_u8 val)
{
int ov = gayle_cs;
gayle_cs_mask = val & ~3;
gayle_cs &= ~3;
gayle_cs |= val & 3;
if ((ov & 1) != (gayle_cs & 1)) {
gayle_map_pcmcia ();
/* PCMCIA disable -> enable */
card_trigger (!(gayle_cs & GAYLE_CS_DIS) ? 1 : 0);
if (PCMCIA_LOG)
write_log (L"PCMCIA slot: %s PC=%08X\n", !(gayle_cs & 1) ? L"enabled" : L"disabled", M68K_GETPC);
}
}
static uae_u8 read_gayle_cs (void)
{
uae_u8 v;
v = gayle_cs_mask | gayle_cs;
if (isideirq ())
v |= GAYLE_CS_IDE;
return v;
}
static void ide_interrupt (void)
{
if (ide_devcon & 2)
return;
//ide->status |= IDE_STATUS_BSY;
ide->irq_delay = 2;
}
static void ide_interrupt_do (struct ide_hdf *ide)
{
ide->status &= ~IDE_STATUS_BSY;
ide->irq_delay = 0;
ide->irq = 1;
rethink_gayle ();
}
static void ide_fail_err (uae_u8 err)
{
ide_error |= err;
if (ide_drv == 1 && idedrive[ide2 + 1]->hdhfd.size == 0)
idedrive[ide2]->status |= IDE_STATUS_ERR;
ide->status |= IDE_STATUS_ERR;
ide_interrupt ();
}
static void ide_fail (void)
{
ide_fail_err (IDE_ERR_ABRT);
}
static void ide_data_ready (void)
{
memset (ide->secbuf, 0, ide->blocksize);
ide->data_offset = 0;
ide->status |= IDE_STATUS_DRQ;
ide->data_size = ide->blocksize;
ide->data_multi = 1;
ide_interrupt ();
}
static void ide_recalibrate (void)
{
write_log (L"IDE%d recalibrate\n", ide->num);
ide_sector = 0;
ide_lcyl = ide_hcyl = 0;
ide_interrupt ();
}
static void ide_identify_drive (void)
{
uae_u64 totalsecs;
int v;
uae_u8 *buf = ide->secbuf;
TCHAR tmp[100];
if (ide->hdhfd.size == 0) {
ide_fail ();
return;
}
memset (buf, 0, ide->blocksize);
if (IDE_LOG > 0)
write_log (L"IDE%d identify drive\n", ide->num);
ide_data_ready ();
ide->data_size *= -1;
pw (0, 1 << 6);
pw (1, ide->hdhfd.cyls_def);
pw (2, 0xc837);
pw (3, ide->hdhfd.heads_def);
pw (4, ide->blocksize * ide->hdhfd.secspertrack_def);
pw (5, ide->blocksize);
pw (6, ide->hdhfd.secspertrack_def);
ps (10, L"68000", 20); /* serial */
pw (20, 3);
pw (21, ide->blocksize);
pw (22, 4);
ps (23, L"0.3", 8); /* firmware revision */
_stprintf (tmp, L"UAE-IDE %s", ide->hdhfd.hfd.product_id);
ps (27, tmp, 40); /* model */
pw (47, MAX_IDE_MULTIPLE_SECTORS >> (ide->blocksize / 512 - 1)); /* max sectors in multiple mode */
pw (48, 1);
pw (49, (1 << 9) | (1 << 8)); /* LBA and DMA supported */
pw (51, 0x200); /* PIO cycles */
pw (52, 0x200); /* DMA cycles */
pw (53, 1 | 2 | 4);
pw (54, ide->hdhfd.cyls);
pw (55, ide->hdhfd.heads);
pw (56, ide->hdhfd.secspertrack);
totalsecs = ide->hdhfd.cyls * ide->hdhfd.heads * ide->hdhfd.secspertrack;
pw (57, (uae_u16)totalsecs);
pw (58, (uae_u16)(totalsecs >> 16));
v = idedrive[ide_drv]->multiple_mode;
pw (59, (v > 0 ? 0x100 : 0) | v);
totalsecs = ide->hdhfd.size / ide->blocksize;
if (totalsecs > 0x0fffffff)
totalsecs = 0x0fffffff;
pw (60, (uae_u16)totalsecs);
pw (61, (uae_u16)(totalsecs >> 16));
pw (62, 0x0f);
pw (63, 0x0f);
pw (64, 0x03); /* PIO3 and PIO4 */
pw (65, 120); /* MDMA2 supported */
pw (66, 120);
pw (67, 120);
pw (68, 120);
pw (80, (1 << 1) | (1 << 2) | (1 << 3) | (1 << 4) | (1 << 5) | (1 << 6)); /* ATA-1 to ATA-6 */
pw (81, 0x1c); /* ATA revision */
pw (82, (1 << 14)); /* NOP command supported */
pw (83, (1 << 14) | (1 << 13) | (1 << 12) | (ide->lba48 ? (1 << 10) : 0)); /* cache flushes, LBA 48 supported */
pw (84, 1 << 14);
pw (85, 1 << 14);
pw (86, (1 << 14) | (1 << 13) | (1 << 12) | (ide->lba48 ? (1 << 10) : 0)); /* cache flushes, LBA 48 enabled */
pw (87, 1 << 14);
pw (88, (1 << 5) | (1 << 4) | (1 << 3) | (1 << 2) | (1 << 1) | (1 << 0)); /* UDMA modes */
pw (93, (1 << 14) | (1 << 13) | (1 << 0));
if (ide->lba48) {
totalsecs = ide->hdhfd.size / ide->blocksize;
pw (100, (uae_u16)(totalsecs >> 0));
pw (101, (uae_u16)(totalsecs >> 16));
pw (102, (uae_u16)(totalsecs >> 32));
pw (103, (uae_u16)(totalsecs >> 48));
}
}
static void ide_initialize_drive_parameters (void)
{
if (ide->hdhfd.size) {
ide->hdhfd.secspertrack = ide_nsector == 0 ? 256 : ide_nsector;
ide->hdhfd.heads = (ide_select & 15) + 1;
ide->hdhfd.cyls = (ide->hdhfd.size / ide->blocksize) / (ide->hdhfd.secspertrack * ide->hdhfd.heads);
if (ide->hdhfd.heads * ide->hdhfd.cyls * ide->hdhfd.secspertrack > 16515072 || ide->lba48) {
ide->hdhfd.cyls = ide->hdhfd.cyls_def;
ide->hdhfd.heads = ide->hdhfd.heads_def;
ide->hdhfd.secspertrack = ide->hdhfd.secspertrack_def;
}
} else {
ide_error |= IDE_ERR_ABRT;
ide->status |= IDE_STATUS_ERR;
}
write_log (L"IDE%d initialize drive parameters, CYL=%d,SPT=%d,HEAD=%d\n",
ide->num, ide->hdhfd.cyls, ide->hdhfd.secspertrack, ide->hdhfd.heads);
ide_interrupt ();
}
static void ide_set_multiple_mode (void)
{
write_log (L"IDE%d drive multiple mode = %d\n", ide->num, ide_nsector);
ide->multiple_mode = ide_nsector;
ide_interrupt ();
}
static void ide_set_features (void)
{
int type = ide_nsector >> 3;
int mode = ide_nsector & 7;
write_log (L"IDE%d set features %02X (%02X)\n", ide->num, ide_feat, ide_nsector);
ide_fail ();
}
static void get_lbachs (struct ide_hdf *ide, uae_u64 *lbap, unsigned int *cyl, unsigned int *head, unsigned int *sec, int lba48)
{
if (lba48 && (ide_select & 0x40)) {
uae_u64 lba;
lba = (ide_hcyl << 16) | (ide_lcyl << 8) | ide_sector;
lba |= ((ide_hcyl2 << 16) | (ide_lcyl2 << 8) | ide_sector2) << 24;
*lbap = lba;
} else {
if (ide_select & 0x40) {
*lbap = ((ide_select & 15) << 24) | (ide_hcyl << 16) | (ide_lcyl << 8) | ide_sector;
} else {
*cyl = (ide_hcyl << 8) | ide_lcyl;
*head = ide_select & 15;
*sec = ide_sector;
*lbap = (((*cyl) * ide->hdhfd.heads + (*head)) * ide->hdhfd.secspertrack) + (*sec) - 1;
}
}
}
static int get_nsec (int lba48)
{
if (lba48)
return (ide_nsector == 0 && ide_nsector2 == 0) ? 65536 : (ide_nsector2 * 256 + ide_nsector);
else
return ide_nsector == 0 ? 256 : ide_nsector;
}
static void dec_nsec (int lba48, int v)
{
if (lba48) {
uae_u16 nsec;
nsec = ide_nsector2 * 256 + ide_nsector;
ide_nsector -= v;
ide_nsector2 = nsec >> 8;
ide_nsector = nsec & 0xff;
} else {
ide_nsector -= v;
}
}
static void put_lbachs (struct ide_hdf *ide, uae_u64 lba, unsigned int cyl, unsigned int head, unsigned int sec, unsigned int inc, int lba48)
{
if (lba48) {
lba += inc;
ide_hcyl = (lba >> 16) & 0xff;
ide_lcyl = (lba >> 8) & 0xff;
ide_sector = lba & 0xff;
lba >>= 24;
ide_hcyl2 = (lba >> 16) & 0xff;
ide_lcyl2 = (lba >> 8) & 0xff;
ide_sector2 = lba & 0xff;
} else {
if (ide_select & 0x40) {
lba += inc;
ide_select &= ~15;
ide_select |= (lba >> 24) & 15;
ide_hcyl = (lba >> 16) & 0xff;
ide_lcyl = (lba >> 8) & 0xff;
ide_sector = lba & 0xff;
} else {
sec += inc;
while (sec >= ide->hdhfd.secspertrack) {
sec -= ide->hdhfd.secspertrack;
head++;
if (head >= ide->hdhfd.heads) {
head -= ide->hdhfd.heads;
cyl++;
}
}
ide_select &= ~15;
ide_select |= head;
ide_sector = sec;
ide_hcyl = cyl >> 8;
ide_lcyl = (uae_u8)cyl;
}
}
}
static void ide_read_sectors (int flags)
{
unsigned int cyl, head, sec, nsec;
uae_u64 lba;
int multi = flags & 1;
int lba48 = flags & 2;
if (multi && ide->multiple_mode == 0) {
ide_fail ();
return;
}
gui_flicker_led (LED_HD, ide->num, 1);
nsec = get_nsec (lba48);
get_lbachs (ide, &lba, &cyl, &head, &sec, lba48);
if (IDE_LOG > 0)
write_log (L"IDE%d read off=%d, sec=%d (%d) lba%d\n", ide->num, (uae_u32)lba, nsec, ide->multiple_mode, lba48 ? 48 : 28);
if (lba * ide->blocksize >= ide->hdhfd.size) {
ide_data_ready ();
ide_fail_err (IDE_ERR_IDNF);
return;
}
ide->data_multi = multi ? ide->multiple_mode : 1;
ide->data_offset = 0;
ide->status |= IDE_STATUS_DRQ;
ide->data_size = nsec * ide->blocksize;
ide_interrupt ();
}
static void ide_write_sectors (int flags)
{
unsigned int cyl, head, sec, nsec;
uae_u64 lba;
int multi = flags & 1;
int lba48 = flags & 2;
if (multi && ide->multiple_mode == 0) {
ide_fail ();
return;
}
gui_flicker_led (LED_HD, ide->num, 2);
nsec = get_nsec (lba48);
get_lbachs (ide, &lba, &cyl, &head, &sec, lba48);
if (lba * ide->blocksize >= ide->hdhfd.size) {
ide_data_ready ();
ide_fail_err (IDE_ERR_IDNF);
return;
}
if (IDE_LOG > 0)
write_log (L"IDE%d write off=%d, sec=%d (%d) lba%d\n", ide->num, (uae_u32)lba, nsec, ide->multiple_mode, lba48 ? 48 : 28);
if (nsec * ide->blocksize > ide->hdhfd.size - lba * ide->blocksize)
nsec = (ide->hdhfd.size - lba * ide->blocksize) / ide->blocksize;
if (nsec <= 0) {
ide_data_ready ();
ide_fail_err (IDE_ERR_IDNF);
return;
}
ide->data_multi = multi ? ide->multiple_mode : 1;
ide->data_offset = 0;
ide->status |= IDE_STATUS_DRQ;
ide->data_size = nsec * ide->blocksize;
ide->data_multi = 1;
}
static void ide_do_command (uae_u8 cmd)
{
int lba48 = ide->lba48;
if (IDE_LOG > 1)
write_log (L"**** IDE%d command %02X\n", ide->num, cmd);
ide->status &= ~ (IDE_STATUS_DRDY | IDE_STATUS_DRQ | IDE_STATUS_ERR);
ide_error = 0;
if (cmd == 0x10) { /* recalibrate */
ide_recalibrate ();
} else if (cmd == 0xec) { /* identify drive */
ide_identify_drive ();
} else if (cmd == 0x91) { /* initialize drive parameters */
ide_initialize_drive_parameters ();
} else if (cmd == 0xc6) { /* set multiple mode */
ide_set_multiple_mode ();
} else if (cmd == 0x20 || cmd == 0x21) { /* read sectors */
ide_read_sectors (0);
} else if (cmd == 0x24 && lba48) { /* read sectors ext */
ide_read_sectors (2);
} else if (cmd == 0xc4) { /* read multiple */
ide_read_sectors (1);
} else if (cmd == 0x29 && lba48) { /* read multiple ext */
ide_read_sectors (1|2);
} else if (cmd == 0x30 || cmd == 0x31) { /* write sectors */
ide_write_sectors (0);
} else if (cmd == 0x34 && lba48) { /* write sectors ext */
ide_write_sectors (2);
} else if (cmd == 0xc5) { /* write multiple */
ide_write_sectors (1);
} else if (cmd == 0x39 && lba48) { /* write multiple ext */
ide_write_sectors (1|2);
} else if (cmd == 0x50) { /* format track (nop) */
ide_interrupt ();
} else if (cmd == 0xa1) { /* ATAPI identify (IDE HD is not ATAPI) */
ide_fail ();
} else if (cmd == 0xef) { /* set features */
ide_set_features ();
} else if (cmd == 0x00) { /* nop */
ide_fail ();
} else if (cmd == 0xe0 || cmd == 0xe1 || cmd == 0xe7 || cmd == 0xea) { /* standby now/idle/flush cache/flush cache ext */
ide_interrupt ();
} else if (cmd == 0xe5) { /* check power mode */
ide_nsector = 0xff;
ide_interrupt ();
} else {
ide_fail ();
write_log (L"IDE%d: unknown command %x\n", ide->num, cmd);
}
}
static uae_u16 ide_get_data (void)
{
int irq = 0;
uae_u16 v;
if (IDE_LOG > 4)
write_log (L"IDE%d DATA read\n", ide->num);
if (ide->data_size == 0) {
if (IDE_LOG > 0)
write_log (L"IDE%d DATA read without DRQ!?\n", ide->num);
if (ide->hdhfd.size == 0)
return 0xffff;
return 0;
}
if (ide->data_offset == 0 && ide->data_size >= 0) {
unsigned int cyl, head, sec, nsec;
uae_u64 lba;
nsec = get_nsec (ide->lba48);
get_lbachs (ide, &lba, &cyl, &head, &sec, ide->lba48);
if (nsec * ide->blocksize > ide->hdhfd.size - lba * ide->blocksize)
nsec = (ide->hdhfd.size - lba * ide->blocksize) / ide->blocksize;
if (nsec <= 0) {
ide_data_ready ();
ide_fail_err (IDE_ERR_IDNF);
return 0;
}
if (nsec > ide->data_multi)
nsec = ide->data_multi;
hdf_read (&ide->hdhfd.hfd, ide->secbuf, lba * ide->blocksize, nsec * ide->blocksize);
put_lbachs (ide, lba, cyl, head, sec, nsec, ide->lba48);
dec_nsec (ide->lba48, nsec);
if (IDE_LOG > 1)
write_log (L"IDE%d read, read %d bytes to buffer\n", ide->num, nsec * ide->blocksize);
}
v = ide->secbuf[ide->data_offset + 1] | (ide->secbuf[ide->data_offset + 0] << 8);
ide->data_offset += 2;
if (ide->data_size >= 0)
ide->data_size -= 2;
else
ide->data_size += 2;
if (((ide->data_offset % ide->blocksize) == 0) && ((ide->data_offset / ide->blocksize) % ide->data_multi) == 0) {
irq = 1;
ide->data_offset = 0;
}
if (ide->data_size == 0) {
irq = 1;
ide->status &= ~IDE_STATUS_DRQ;
if (IDE_LOG > 1)
write_log (L"IDE%d read finished\n", ide->num);
}
if (irq) {
ide_interrupt ();
}
return v;
}
static void ide_write_drive (void)
{
unsigned int cyl, head, sec, nsec;
uae_u64 lba;
nsec = ide->data_offset / ide->blocksize;
if (!nsec)
return;
get_lbachs (ide, &lba, &cyl, &head, &sec, ide->lba48);
hdf_write (&ide->hdhfd.hfd, ide->secbuf, lba * ide->blocksize, ide->data_offset);
put_lbachs (ide, lba, cyl, head, sec, nsec, ide->lba48);
dec_nsec (ide->lba48, nsec);
if (IDE_LOG > 1)
write_log (L"IDE%d write interrupt, %d bytes written\n", ide->num, ide->data_offset);
ide->data_offset = 0;
}
static void ide_put_data (uae_u16 v)
{
int irq = 0;
if (IDE_LOG > 4)
write_log (L"IDE%d DATA write %04x %d/%d\n", ide->num, v, ide->data_offset, ide->data_size);
if (ide->data_size == 0) {
if (IDE_LOG > 0)
write_log (L"IDE%d DATA write without DRQ!?\n", ide->num);
return;
}
ide->secbuf[ide->data_offset + 1] = v & 0xff;
ide->secbuf[ide->data_offset + 0] = v >> 8;
ide->data_offset += 2;
ide->data_size -= 2;
if (((ide->data_offset % ide->blocksize) == 0) && ((ide->data_offset / ide->blocksize) % ide->data_multi) == 0) {
irq = 1;
ide_write_drive ();
}
if (ide->data_size == 0) {
ide_write_drive ();
ide->status &= ~IDE_STATUS_DRQ;
if (IDE_LOG > 1)
write_log (L"IDE%d write finished\n", ide->num);
irq = 1;
}
if (irq)
ide_interrupt ();
}
static int get_ide_reg (uaecptr addr)
{
uaecptr a = addr;
addr &= 0xffff;
if (addr >= 0x3020 && addr <= 0x3021 && currprefs.cs_ide == IDE_A4000)
return -1;
addr &= ~0x2020;
addr >>= 2;
ide2 = 0;
if (addr & 0x400) {
if (ide_splitter) {
ide2 = 2;
addr &= ~0x400;
}
}
ide = idedrive[ide_drv + ide2];
return addr;
}
static uae_u32 ide_read (uaecptr addr)
{
int ide_reg;
uae_u8 v = 0;
addr &= 0xffff;
if ((IDE_LOG > 2 && (addr != 0x2000 && addr != 0x2001 && addr != 0x2020 && addr != 0x2021 && addr != GAYLE_IRQ_1200)) || IDE_LOG > 4)
write_log (L"IDE_READ %08X PC=%X\n", addr, M68K_GETPC);
if (currprefs.cs_ide <= 0) {
if (addr == 0x201c) // AR1200 IDE detection hack
return 0x7f;
return 0xff;
}
if (addr >= GAYLE_IRQ_4000 && addr <= GAYLE_IRQ_4000 + 1 && currprefs.cs_ide == IDE_A4000) {
uae_u8 v = gayle_irq;
gayle_irq = 0;
return v;
}
if (addr >= 0x4000) {
if (addr == GAYLE_IRQ_1200) {
if (currprefs.cs_ide == IDE_A600A1200)
return read_gayle_irq ();
return 0;
} else if (addr == GAYLE_INT_1200) {
if (currprefs.cs_ide == IDE_A600A1200)
return read_gayle_int ();
return 0;
}
return 0;
}
ide_reg = get_ide_reg (addr);
/* Emulated "ide killer". Prevents long KS boot delay if no drives installed */
if (idedrive[0]->hdhfd.size == 0 && idedrive[2]->hdhfd.size == 0) {
if (ide_reg == IDE_STATUS)
return 0x7f;
return 0xff;
}
switch (ide_reg)
{
case IDE_DRVADDR:
v = ((ide_drv ? 2 : 1) | ((ide_select & 15) << 2)) ^ 0xff;
break;
case IDE_DATA:
break;
case IDE_ERROR:
v = ide_error;
break;
case IDE_NSECTOR:
if (ide_devcon & 0x80)
v = ide_nsector2;
else
v = ide_nsector;
break;
case IDE_SECTOR:
if (ide_devcon & 0x80)
v = ide_sector2;
else
v = ide_sector;
break;
case IDE_LCYL:
if (ide_devcon & 0x80)
v = ide_lcyl2;
else
v = ide_lcyl;
break;
case IDE_HCYL:
if (ide_devcon & 0x80)
v = ide_hcyl2;
else
v = ide_hcyl;
break;
case IDE_SELECT:
v = ide_select;
break;
case IDE_STATUS:
ide->irq = 0; /* fall through */
case IDE_DEVCON: /* ALTSTATUS when reading */
if (ide->hdhfd.size == 0) {
v = 0;
if (ide_error)
v |= IDE_STATUS_ERR;
} else {
v = ide->status;
v |= IDE_STATUS_DRDY | IDE_STATUS_DSC;
}
break;
}
if (IDE_LOG > 2 && ide_reg > 0)
write_log (L"IDE%d register %d->%02X\n", ide->num, ide_reg, (uae_u32)v & 0xff);
return v;
}
static void ide_write (uaecptr addr, uae_u32 val)
{
int ide_reg;
if ((IDE_LOG > 2 && (addr != 0x2000 && addr != 0x2001 && addr != 0x2020 && addr != 0x2021 && addr != GAYLE_IRQ_1200)) || IDE_LOG > 4)
write_log (L"IDE_WRITE %08X=%02X PC=%X\n", addr, (uae_u32)val & 0xff, M68K_GETPC);
if (currprefs.cs_ide <= 0)
return;
if (currprefs.cs_ide == IDE_A600A1200) {
if (addr == GAYLE_IRQ_1200) {
write_gayle_irq (val);
return;
}
if (addr == GAYLE_INT_1200) {
write_gayle_int (val);
return;
}
}
if (addr >= 0x4000)
return;
ide_devcon &= ~0x80; /* clear HOB */
ide_reg = get_ide_reg (addr);
if (IDE_LOG > 2 && ide_reg > 0)
write_log (L"IDE%d register %d=%02X\n", ide->num, ide_reg, (uae_u32)val & 0xff);
switch (ide_reg)
{
case IDE_DRVADDR:
break;
case IDE_DEVCON:
ide_devcon = val;
break;
case IDE_DATA:
break;
case IDE_ERROR:
ide_feat2 = ide_feat;
ide_feat = val;
break;
case IDE_NSECTOR:
ide_nsector2 = ide_nsector;
ide_nsector = val;
break;
case IDE_SECTOR:
ide_sector2 = ide_sector;
ide_sector = val;
break;
case IDE_LCYL:
ide_lcyl2 = ide_lcyl;
ide_lcyl = val;
break;
case IDE_HCYL:
ide_hcyl2 = ide_hcyl;
ide_hcyl = val;
break;
case IDE_SELECT:
ide_select = val;
ide_drv = (val & 0x10) ? 1 : 0;
break;
case IDE_STATUS:
ide->irq = 0;
ide_do_command (val);
break;
}
}
static int gayle_read (uaecptr addr)
{
uaecptr oaddr = addr;
uae_u32 v = 0;
int got = 0;
#ifdef JIT
special_mem |= S_READ;
#endif
if (currprefs.cs_ide == IDE_A600A1200) {
if ((addr & 0xA0000) != 0xA0000)