Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rev O ToDos #59

Open
2 of 12 tasks
ppannuto opened this issue Oct 21, 2024 · 0 comments
Open
2 of 12 tasks

Rev O ToDos #59

ppannuto opened this issue Oct 21, 2024 · 0 comments
Assignees

Comments

@ppannuto
Copy link
Member

ppannuto commented Oct 21, 2024

Not done from #58:

DFM notes to revisit:

  • Much of the silkscreen is not printable.
    • The recommended line thickness for silkscreen is 6-mil (0.15mm).
    • Also, we recommend you avoid, as much as possible, any silkscreen on top of exposed copper. Highlighted are just a few examples. Any silkscreen left on top of exposed copper will be trimmed by our CAM team before the data is sent to the fab.
  • Remove silkscreen from nearby fine pitch components
    • We are finding that as components get smaller, the little bit of silkscreen near those components can actually create a small gap between the stencil and the pads. From our experience, eliminating this silkscreen has had a significant impact on our first pass yield.
    • We have all of the polarity information we need from your EDA upload anyway, so we wouldn't need the polarity indicators either.
    • Interestingly, I recently attended a conference and had lunch with a DFM engineer from a very large CM (top 10 in the world) and he told me that they're eliminating silkscreen entirely from all of their projects, except for part numbers and other aesthetic features.
    • We discussed stencil printing on episode 7 of our podcast
    • We discussed stencil design in a 2 part episode (ep 74 and ep 75)
  • Trace width and gap and min hole (check for opportunities to improve this)
    • Your trace widths and gaps look good for 1oz copper, but it is on the very lowest end of most PCB fabs capabilities.
    • For higher yields and quicker turns, you may want to get to 5-mil gaps wherever possible.
    • The 4-mil drill is very small, but since your PCB is only 0.6mm thick it should be ok.

Manufacturing Notes:

  • Part S4 (MM8030 RF bypass) missing solder paste (cream) cutout
  • Apollo4 and 9DOF don't multiplex I2C/SPI wires in the same way:
    • The 9DOF has
      • I2C-SCL and SPI-SCLK shared
      • I2C-SDA and SPI-MISO shared
      • n/a, dedicated SPI-MOSI
      • image
    • But the Apollo4 does
      • I2C-SCL and SPI-SCLK shared [okay]
      • I2C-SDA and SPI-MOSI shared [different!!]
      • n/a, dedicated SPI-MISO
      • image

Board Testing Notes:

  • The RED/YELLOW GPIO pins are switched (prob easiest to just change the labels in the schematic, doesn't affect anything)
  • Ground plane near Qi switch not connected as well for no material reason (almost certainly non-issue, but easy fix):
    • image, image
  • Ask CH about glue option for speaker, switch?
    • image
  • Update TPs to use consistent part, put on dedicated test layer?
    • image
  • Similarly, update fiducial to be on dedicated reference layer?
    • image
@ppannuto ppannuto self-assigned this Oct 21, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant