Skip to content

Latest commit

 

History

History
16 lines (10 loc) · 373 Bytes

README.rst

File metadata and controls

16 lines (10 loc) · 373 Bytes

Embedded System SImulator Generator

About

The Embedded System SImulator Generator is an design project at Twente University. The goal is to generate a simulator based on a specification.

Project management

See our redmine instance.