-
Notifications
You must be signed in to change notification settings - Fork 68
/
econet.js
714 lines (632 loc) · 26.1 KB
/
econet.js
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
// Code ported from Beebem (C to .js) by Jason Robson
// The majority of the commentary here is also from Beebem
// Econet support classes
class ADLC {
constructor() {
this.control1 = 0;
this.control2 = 0;
this.control3 = 0;
this.control4 = 0;
this.txfifo = new Uint8Array(3);
this.rxfifo = new Uint8Array(3);
this.txfptr = 0; // first empty byte in fifo
this.rxfptr = 0; // first empty byte in fifo
this.txftl = 0; // tx fifo tx lst flags. (bits relate to subscripts)
this.rxffc = 0; // rx fifo fc flags bitss
this.rxap = 0; // rx fifo ap flags. (bits relate to subscripts)
this.status1 = 0;
this.status2 = 0;
this.sr2pse = 0; // PSE level for SR2 rx bits
this.cts = 0; // signal up
this.idle = 0;
}
}
export class EconetPacket {
constructor(...values) {
this.buffer = new Uint8Array(32 * 1024);
this.pointer = 0;
this.bytesInBuffer = values.length;
this.controlFlag = 0;
this.port = 0;
// Populate packet contents from values
for (let i = 0; i < values.length; i++) {
this.buffer[i] = values[i];
}
}
get full() {
return this.pointer >= this.buffer.length;
}
}
export class ReceiveBlock {
constructor(id, controlFlag, receivePort, bufferStart, bufferEnd) {
this.id = id;
this.controlFlag = controlFlag;
this.receivePort = receivePort;
this.bufferStart = bufferStart;
this.bufferEnd = bufferEnd;
this.data = new EconetPacket();
this.stationId = 0;
}
}
// Econet class definition
export class Econet {
constructor(stationId_) {
// Config parameters
this.TIME_BETWEEN_BYTES = 128;
this.SERVER_STATION_ID = 254;
// 4-way handshake states
this.FWH_Idle = 0;
this.FWH_RX_Scout_Received = 1;
this.FWH_RX_ScoutAck_Received = 2;
this.FWH_RX_Body_Received = 3;
this.FWH_TX_Scout_Sent = 4;
// Econet properties
this.stationId = stationId_;
this.ADLC = new ADLC();
this.ADLCprev = new ADLC();
this.beebTx = new EconetPacket();
this.beebRx = new EconetPacket();
this.serverTx = new EconetPacket();
this.pollTotalCycles = 0;
this.pollNextTrigger = 0;
this.powers = [1, 2, 4, 8];
this.econetNMIEnabled = true;
this.econetStateChanged = false;
this.receiveBlocks = [];
this.nextReceiveBlockNumber = 1;
this.wireState = this.FWH_Idle;
this.wireStateEntryTimer = 0;
this.statusLight = false;
this.txPort = 0;
this.txControlFlag = 0;
}
copyBuffer(destination, source) {
destination.bytesInBuffer = source.bytesInBuffer;
destination.pointer = source.pointer;
destination.buffer = source.buffer.slice();
}
sniffBuffer(data) {
// Construct a debug string describing the first bytes of the frame
let length = Math.min(30, data.pointer);
let outputString = "";
for (let i = 0; i < length; i++) {
outputString += (data.buffer[i] < 16 ? "0" : "") + data.buffer[i].toString(16) + " ";
}
outputString += "(" + data.pointer + " bytes)";
return outputString;
}
deleteReceiveBlock(id) {
let pos = this.receiveBlocks.findIndex((e) => e.id === id);
if (pos >= 0) {
this.receiveBlocks.splice(pos, 1);
}
}
activityLight() {
return this.statusLight;
}
advanceState(stage) {
this.wireState = stage;
this.wireStateEntryTimer = this.pollTotalCycles;
if (this.wireState > 0) {
this.statusLight = true;
}
}
polltime(cycles) {
this.pollTotalCycles += cycles;
if (this.pollNextTrigger <= this.pollTotalCycles || this.econetStateChanged) {
this.econetStateChanged = false;
if (this.wireState === this.FWH_Idle && this.serverTx.bytesInBuffer > 0) {
this.beebRx = new EconetPacket(
this.stationId,
0,
this.SERVER_STATION_ID,
0,
this.serverTx.controlFlag,
this.serverTx.port,
);
this.advanceState(this.FWH_RX_Scout_Received); // 1 - RX Received scout - waiting for ack sent
}
if (this.wireState === this.FWH_RX_ScoutAck_Received) {
this.copyBuffer(this.beebRx, this.serverTx);
this.advanceState(this.FWH_RX_Body_Received); // 3 - RX Body received - waiting for final ack
}
// Re-tries
if (this.pollTotalCycles > this.wireStateEntryTimer + 1000000) {
if (this.wireState !== this.FWH_Idle) {
switch (this.wireState) {
case this.FWH_RX_Scout_Received:
// No ack was sent and we were expecting one, send the scout again
this.beebRx = new EconetPacket(
this.stationId,
0,
this.SERVER_STATION_ID,
0,
this.serverTx.controlFlag,
this.serverTx.port,
);
this.advanceState(this.FWH_RX_Scout_Received); // reset timer
break;
case this.FWH_RX_Body_Received:
this.copyBuffer(this.beebRx, this.serverTx);
this.advanceState(this.FWH_RX_Body_Received); // reset timer
break;
default:
this.beebRx = new EconetPacket(this.SERVER_STATION_ID, 0, this.stationId, 0); // Send an ack?
}
} else {
this.statusLight = false;
}
}
this.updateRegisters();
if (this.pollNextTrigger <= this.pollTotalCycles) {
this.transmit();
this.receive();
}
this.status();
return this.checkForNMI();
}
return false;
}
reset() {
console.log("Econet: initialisation");
// Hardware operations:
// set RxReset and TxReset
this.ADLC.control1 = 192;
// reset TxAbort, RTS, LoopMode, DTR
this.ADLC.control4 = 0; //ADLC.control4 & 223;
this.ADLC.control2 = 0; //ADLC.control2 & 127;
this.ADLC.control3 = 0; //ADLC.control3 & 95;
// clear all status conditions
this.ADLC.status1 = 0; //cts - clear to send line input (no collissions talking udp)
this.ADLC.status2 = 0; //dcd - no clock (until sockets initialised and open)
this.ADLC.sr2pse = 0;
this.ADLC.rxfptr = 0;
this.ADLC.rxap = 0;
this.ADLC.rxffc = 0;
this.ADLC.txfptr = 0;
this.ADLC.txftl = 0;
this.ADLC.idle = 1;
this.ADLC.cts = 0;
this.irqcause = 0;
this.sr1b2cause = 0;
// Initialise the start trigger of the polling routine
this.pollNextTrigger = this.pollTotalCycles + this.TIME_BETWEEN_BYTES;
this.econetStateChanged = true;
// Reset any open receive blocks
this.receiveBlocks = [];
this.nextReceiveBlockNumber = 1;
}
readRegister(register) {
if (register === 0) {
return this.ADLC.status1;
}
if (register === 1) {
return this.ADLC.status2;
}
if (register > 1) {
if ((this.ADLC.control1 & 64) === 0 && this.ADLC.rxfptr) {
// rxreset not set and something in fifo
if (this.ADLC.rxfptr) {
this.econetStateChanged = true;
return this.ADLC.rxfifo[--this.ADLC.rxfptr]; // read rx buffer
} else {
return 0;
}
}
}
return 0;
}
writeRegister(register, value) {
// Command registers are really just a set of flags that affect
// operation of the rest of the device.
if (register === 0) {
// adr 00
this.ADLC.control1 = value;
} else if (register === 1 && !(this.ADLC.control1 & 1)) {
// adr 01 & AC=0
this.ADLC.control2 = value;
} else if (register === 1 && this.ADLC.control1 & 1) {
// adr 01 & AC=1
this.ADLC.control3 = value;
} else if (register === 3 && this.ADLC.control1 & 1) {
// adr 03 & AC=1
this.ADLC.control4 = value;
} else if (register === 2 || register === 3) {
if ((this.ADLC.control1 & 128) === 0) {
this.ADLC.txfifo[2] = this.ADLC.txfifo[1];
this.ADLC.txfifo[1] = this.ADLC.txfifo[0];
this.ADLC.txfifo[0] = value;
this.ADLC.txfptr++;
this.ADLC.txftl = this.ADLC.txftl << 1; /// shift txlast bits up.
if (register === 3) this.ADLC.control2 |= 16; // set txlast control flag ourself
}
}
this.econetStateChanged = true;
}
updateRegisters() {
// Save flags
this.ADLCprev.status1 = this.ADLC.status1;
this.ADLCprev.status2 = this.ADLC.status2;
if (this.ADLC.control1 & 32) {
this.beebRx.pointer = 0;
this.beebRx.bytesInBuffer = 0;
this.ADLC.rxfptr = 0;
this.ADLC.rxap = 0;
this.ADLC.rxffc = 0;
this.ADLC.control1 &= ~32; // reset flag
}
if (this.ADLC.control2 & 16) {
// TxLast set
this.ADLC.txftl |= 1; // set b0 - flag for fifo[0]
this.ADLC.control2 &= ~16; // clear flag.
}
// CR2b5 - CLR RxST - Clear Receiver Status - reset status bits
if (this.ADLC.control2 & 32 || this.ADLC.control1 & 64) {
// or rxreset
this.ADLC.control2 &= ~32; // clear this bit
this.ADLC.status1 &= ~10; // clear sr2rq, FD
this.ADLC.status2 &= ~126; // clear FV, RxIdle, RxAbt, Err, OVRN, DCD
if (this.ADLC.control2 & 1 && this.ADLC.sr2pse) {
// PSE active?
this.ADLC.sr2pse++; // Advance PSE to next priority
if (this.ADLC.sr2pse > 4) this.ADLC.sr2pse = 0;
} else {
this.ADLC.sr2pse = 0;
}
this.sr1b2cause = 0; // clear cause of sr2b1 going up
if (this.ADLC.control1 & 64) {
// rx reset,clear buffers.
this.beebRx.pointer = 0;
this.beebRx.bytesInBuffer = 0;
this.ADLC.rxfptr = 0;
this.ADLC.rxap = 0;
this.ADLC.rxffc = 0;
this.ADLC.sr2pse = 0;
}
}
// CR2b6 - CLT TxST - Clear Transmitter Status - reset status bits
if (this.ADLC.control2 & 64 || this.ADLC.control1 & 128) {
// or txreset
this.ADLC.control2 &= ~64; // clear this bit
this.ADLC.status1 &= ~0x70; // clear TXU , cts, TDRA/FC
if (this.ADLC.cts) {
this.ADLC.status1 |= 16; //cts follows signal, reset high again
this.ADLCprev.status1 |= 16; // don't trigger another interrupt instantly
}
if (this.ADLC.control1 & 128) {
// tx reset,clear buffers.
this.beebTx.pointer = 0;
this.beebTx.bytesInBuffer = 0;
this.ADLC.txfptr = 0;
this.ADLC.txftl = 0;
}
}
if (this.ADLC.control4 & 32) {
// ABORT
this.ADLC.txfptr = 0; // reset fifo
this.ADLC.txftl = 0; // reset fifo flags
this.beebTx.pointer = 0;
this.beebTx.bytesInBuffer = 0;
this.ADLC.control4 &= ~32; // reset flag.
}
}
transmit() {
// Transmit data
if (!(this.ADLC.control1 & 128)) {
// tx reset off
if (this.ADLC.txfptr) {
// there is data in tx fifo
let TXlast = false;
if (this.ADLC.txftl & this.powers[this.ADLC.txfptr - 1]) TXlast = true; // TxLast set
if (
this.beebTx.full || // overflow IP buffer
this.ADLC.txfptr > 4
) {
// overflowed fifo
this.ADLC.status1 |= 32; // set tx underrun flag
this.beebTx.pointer = 0; // wipe buffer
this.beebTx.bytesInBuffer = 0;
this.ADLC.txfptr = 0;
this.ADLC.txftl = 0;
} else {
this.beebTx.buffer[this.beebTx.pointer] = this.ADLC.txfifo[--this.ADLC.txfptr];
this.beebTx.pointer++;
}
if (TXlast) {
// TxLast set
this.beebTx.bytesInBuffer = this.beebTx.pointer;
/*console.log(
"Econet: " +
this.stationId +
" TX->" +
this.beebTx.buffer[0] +
": " +
this.sniffBuffer(this.beebTx)
);*/
// Is this an immediate operation ? Assume it is a machine peek
if (
this.beebTx.bytesInBuffer === 10 &&
this.beebTx.buffer[5] === 0 &&
this.beebTx.buffer[4] >= 0x82 &&
this.beebTx.buffer[4] <= 0x88
) {
this.beebRx = new EconetPacket(this.stationId, 0, this.SERVER_STATION_ID, 0, 1, 0, 0x60, 0x03);
}
// Is this an ack?
if (this.beebTx.bytesInBuffer === 4) {
// if state = 1, move to state 2
//if state = 3, clear FileStoreTX and move to state 0
if (this.wireState === this.FWH_RX_Scout_Received) {
// 1 - RX Received scout - waiting for ack sent
this.advanceState(this.FWH_RX_ScoutAck_Received); // 2 - RX Scout ack received - waiting for body
}
if (this.wireState === this.FWH_RX_Body_Received) {
// 3 - RX Body received - waiting for final ack
this.serverTx.bytesInBuffer = 0;
this.advanceState(this.FWH_Idle);
}
}
// Is this a body ?
if (this.beebTx.bytesInBuffer >= 6 && this.wireState === this.FWH_TX_Scout_Sent) {
// if at state 4, copy to server RX block, drop ack into BeebRX and move to state 0
let serverReceiveBlock = this.receiveBlocks.find(
(element) => element.receivePort === this.txPort,
);
if (serverReceiveBlock) {
this.copyBuffer(serverReceiveBlock.data, this.beebTx);
serverReceiveBlock.stationId = this.stationId;
serverReceiveBlock.controlFlag = this.txControlFlag;
}
this.beebRx = new EconetPacket(this.stationId, 0, this.SERVER_STATION_ID, 0);
this.advanceState(this.FWH_Idle);
}
// Is this a scout ?
if (this.beebTx.bytesInBuffer === 6) {
//if state = 0, remember port and control byte
// move to state 4 if there is a server RX block set up and drop ack into BeebRX,
// otherwise ignore
if (this.wireState === this.FWH_Idle) {
this.txControlFlag = this.beebTx.buffer[4];
this.txPort = this.beebTx.buffer[5];
// Send an ack if the server has a port open for this
if (this.receiveBlocks.find((element) => element.receivePort === this.txPort)) {
this.beebRx = new EconetPacket(this.stationId, 0, this.SERVER_STATION_ID, 0);
this.advanceState(this.FWH_TX_Scout_Sent); // 4 - TX Scout sent - waiting for ack
}
}
}
// Wipe the transmit buffer ready for the next frame
this.beebTx.pointer = 0;
this.beebTx.bytesInBuffer = 0;
}
}
}
}
receive() {
if (!(this.ADLC.control1 & 64)) {
// rx reset off
if (this.beebRx.pointer < this.beebRx.bytesInBuffer) {
// something waiting to be given to the processor
if (this.ADLC.rxfptr < 3) {
// space in fifo
this.ADLC.rxfifo[2] = this.ADLC.rxfifo[1];
this.ADLC.rxfifo[1] = this.ADLC.rxfifo[0];
this.ADLC.rxfifo[0] = this.beebRx.buffer[this.beebRx.pointer];
this.ADLC.rxfptr++;
this.ADLC.rxffc = (this.ADLC.rxffc << 1) & 7;
this.ADLC.rxap = (this.ADLC.rxap << 1) & 7;
if (this.beebRx.pointer === 0) this.ADLC.rxap |= 1; // 2 bytes? adr extention mode
this.beebRx.pointer++;
if (this.beebRx.pointer >= this.beebRx.bytesInBuffer) {
// that was last byte!
this.ADLC.rxffc |= 1; // set FV flag (this was last byte of frame)
/*console.log(
"Econet: " +
this.stationId +
" RX<-" +
this.beebRx.buffer[2] +
": " +
this.sniffBuffer(this.beebRx)
);*/
this.beebRx.pointer = 0; // Reset read for next packet
this.beebRx.bytesInBuffer = 0;
}
}
}
if (this.ADLC.rxfptr === 0) {
// still nothing in buffers (and thus nothing in Econetrx buffer)
this.ADLC.control1 &= ~32; // reset discontinue flag
}
}
// Update idle status
if (
!(this.ADLC.control1 & 0x40) && // not rxreset
!this.ADLC.rxfptr && // nothing in fifo
!(this.ADLC.status2 & 2) && // no FV
this.beebRx.bytesInBuffer === 0
) {
// nothing in ip buffer
this.ADLC.idle = true;
} else {
this.ADLC.idle = false;
}
//----------------------------------------------------------------------------------
// how long before we come back in here?
this.pollNextTrigger = this.pollTotalCycles + this.TIME_BETWEEN_BYTES;
}
status() {
// SR1b0 - RDA - received data available.
if (!(this.ADLC.control1 & 64)) {
// rx reset off
if (
(this.ADLC.rxfptr && !(this.ADLC.control2 & 2)) || // 1 byte mode
(this.ADLC.rxfptr > 1 && this.ADLC.control2 & 2)
) {
// 2 byte mode
this.ADLC.status1 |= 1; // set RDA copy
this.ADLC.status2 |= 128;
} else {
this.ADLC.status1 &= ~1;
this.ADLC.status2 &= ~128;
}
}
this.ADLC.status1 &= ~8;
if (this.ADLC.control2 & 128) {
// clock + RTS
this.ADLC.cts = false;
this.ADLC.status1 &= ~16;
} else {
this.ADLC.cts = true;
}
// and then set the status bit if the line is high! (status bit stays
// up until cpu tries to clear it) (& still stays up if cts line still high)
if (this.ADLC.control1 & 128 && this.ADLC.cts) {
this.ADLC.status1 |= 16; // set CTS now
}
// SR1b5 - TXU - Tx Underrun.
if (this.ADLC.txfptr > 4) {
// probably not needed
this.ADLC.status1 |= 32;
this.ADLC.txfptr = 4;
}
// SR1b6 TDRA flag - another complicated derivation
if (!(this.ADLC.control1 & 128)) {
// not txreset
if (!(this.ADLC.control2 & 8)) {
// tdra mode
if (
((this.ADLC.txfptr < 3 && !(this.ADLC.control2 & 2)) || // space in fifo?
(this.ADLC.txfptr < 2 && this.ADLC.control2 & 2)) && // space in fifo?
!(this.ADLC.status1 & 16) && // clear to send is ok
!(this.ADLC.status2 & 32)
) {
// DTR not high
this.ADLC.status1 |= 64; // set Tx Reg Data Available flag.
} else {
this.ADLC.status1 &= ~64; // clear Tx Reg Data Available flag.
}
} else {
// FC mode
if (!this.ADLC.txfptr) {
// nothing in fifo
this.ADLC.status1 |= 64; // set Tx Reg Data Available flag.
} else {
this.ADLC.status1 &= ~64; // clear Tx Reg Data Available flag.
}
}
}
// SR1b7 IRQ flag - see below
// SR2b0 - AP - Address present
if (!(this.ADLC.control1 & 64)) {
// not rxreset
if (this.ADLC.rxfptr && this.ADLC.rxap & this.powers[this.ADLC.rxfptr - 1]) {
// ap bits set on fifo
this.ADLC.status2 |= 1;
} else {
this.ADLC.status2 &= ~1;
}
// SR2b1 - FV -Frame Valid - set in rx - only reset by ClearRx or RxReset
if (this.ADLC.rxfptr && this.ADLC.rxffc & this.powers[this.ADLC.rxfptr - 1]) {
this.ADLC.status2 |= 2;
}
// SR2b2 - Inactive Idle Received - sets irq!
if (this.ADLC.idle) {
// && !this.flagFillActive) {
this.ADLC.status2 |= 4;
} else {
this.ADLC.status2 &= ~4;
}
}
this.ADLC.status2 &= ~32;
if (this.ADLC.rxfptr > 4) {
this.ADLC.status2 |= 64;
this.ADLC.rxfptr = 4;
}
// SR2b7 - RDA. As per SR1b0 - set above.
// Handle PSE - only for SR2 Rx bits at the moment
if (this.ADLC.control2 & 1) {
if (this.ADLC.sr2pse <= 1 && this.ADLC.status2 & 0x7a) {
// ERR, FV, DCD, OVRN, ABT
this.ADLC.sr2pse = 1;
this.ADLC.status2 &= ~0x85;
} else if (this.ADLC.sr2pse <= 2 && this.ADLC.status2 & 0x04) {
// Idle
this.ADLC.sr2pse = 2;
this.ADLC.status2 &= ~0x81;
} else if (this.ADLC.sr2pse <= 3 && this.ADLC.status2 & 0x01) {
// AP
this.ADLC.sr2pse = 3;
this.ADLC.status2 &= ~0x80;
} else if (this.ADLC.status2 & 0x80) {
// RDA
this.ADLC.sr2pse = 4;
this.ADLC.status2 &= ~0x02;
} else {
this.ADLC.sr2pse = 0; // No relevant bits set
}
// Set SR1 RDA copy
if (this.ADLC.status2 & 0x80) this.ADLC.status1 |= 1;
else this.ADLC.status1 &= ~1;
} else {
// PSE inactive
this.ADLC.sr2pse = 0;
}
}
checkForNMI() {
// Do we need to flag an interrupt?
let raiseNMI = false;
if (this.ADLC.status1 !== this.ADLCprev.status1 || this.ADLC.status2 !== this.ADLCprev.status2) {
// something changed
let tempcause, temp2;
// SR1b1 - S2RQ - Status2 request. New bit set in S2?
tempcause = (this.ADLC.status2 ^ this.ADLCprev.status2) & this.ADLC.status2 & ~128;
if (!(this.ADLC.control1 & 2)) {
// RIE not set,
tempcause = 0;
}
if (tempcause) {
//something got set
this.ADLC.status1 |= 2;
this.sr1b2cause = this.sr1b2cause | tempcause;
} else if (!(this.ADLC.status2 & this.sr1b2cause)) {
//cause has gone
this.ADLC.status1 &= ~2;
this.sr1b2cause = 0;
}
// New bit set in S1?
tempcause = (this.ADLC.status1 ^ this.ADLCprev.status1) & this.ADLC.status1 & ~128;
if (!(this.ADLC.control1 & 2)) {
// RIE not set,
tempcause = tempcause & ~11;
}
if (!(this.ADLC.control1 & 4)) {
// TIE not set,
tempcause = tempcause & ~0x70;
}
if (tempcause) {
//something got set
raiseNMI = true;
this.irqcause = this.irqcause | tempcause; // remember which bit went high to flag irq
// SR1b7 IRQ flag
this.ADLC.status1 |= 128;
}
// Bit cleared in S1?
temp2 = (this.ADLC.status1 ^ this.ADLCprev.status1) & this.ADLCprev.status1 & ~128;
if (temp2) {
// something went off
this.irqcause = this.irqcause & ~temp2; // clear flags that went off
if (this.irqcause === 0) {
// all flag gone off now
// clear irq status bit when cause has gone.
this.ADLC.status1 &= ~128;
} else {
// interrupt again because still have flags set
if (this.ADLC.control2 & 1) {
raiseNMI = true;
}
}
}
}
return raiseNMI;
}
}