{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":858451794,"defaultBranch":"main","name":"zephyr","ownerLogin":"naveeng1001","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2024-09-16T23:16:26.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/181793021?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1727199869.0","currentOid":""},"activityList":{"items":[{"before":"2edecaf08cbcdbb9af9214cfae85153bc1f0aaac","after":null,"ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-24T17:44:29.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"}},{"before":"0a1bc90a6c21c2426b4785e948aec46550628d64","after":"2edecaf08cbcdbb9af9214cfae85153bc1f0aaac","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-18T22:36:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on REV_ID 1.7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware REV_ID 1.7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on REV_ID 1.7"}},{"before":"03cb24ca07413903d0802783b469fbf7b01babd8","after":"0a1bc90a6c21c2426b4785e948aec46550628d64","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-18T22:32:27.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on REV_ID 1.7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware REV_ID 1.7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on REV_ID 1.7"}},{"before":"f966e4f1a02d462678e9fbe299146d9aebd85074","after":"03cb24ca07413903d0802783b469fbf7b01babd8","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-17T20:52:40.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware rev_id 1p7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7"}},{"before":"48a077f2d93b9f29e56b80e994f961b0723ce73e","after":"665e69d71d906a1acae4385ae2562bf469c09dca","ref":"refs/heads/main","pushedAt":"2024-09-17T17:42:44.000Z","pushType":"push","commitsCount":69,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"llext: (cosmetic) fix a name in an error message\n\ntest_dependent() was changed to test_entry() but one location was\nmissed - in a warning message string. Fix it too.\n\nSigned-off-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com>","shortMessageHtmlLink":"llext: (cosmetic) fix a name in an error message"}},{"before":"2144341c08b99ea976c83f1ce74f633f39d04e24","after":"f966e4f1a02d462678e9fbe299146d9aebd85074","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-17T02:19:09.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware rev_id 1p7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7"}},{"before":"7978016794106507707703a4f0161c064863a9b8","after":"2144341c08b99ea976c83f1ce74f633f39d04e24","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-17T02:09:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware rev_id 1p7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7"}},{"before":null,"after":"7978016794106507707703a4f0161c064863a9b8","ref":"refs/heads/fix_cadence_i3c_slv_rev_1p7_tx_fifo_size","pushedAt":"2024-09-17T00:58:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"naveeng1001","name":null,"path":"/naveeng1001","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/181793021?s=80&v=4"},"commit":{"message":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7\n\nCadence I3C target FIFO width has been increased to 4 bytes in i3c\nhardware rev_id 1p7. Writing 1 byte to 4 byte FIFOs can cause\nunintentional padding for bytes written from TX threshold interrupt\nhandler. Fixed the target callback to handle tx width of i3c target\nwrites to FIFO, by using run time rev_id check.\n\nSigned-off-by: Naveen Gangadharan <naveeng1001@meta.com>","shortMessageHtmlLink":"drivers: i3c: cadence: fix tx_fifo width for target mode on rev_id 1p7"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yNFQxNzo0NDoyOS4wMDAwMDBazwAAAAS_dfSW","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0xN1QwMDo1ODoxMi4wMDAwMDBazwAAAAS4ASr2"}},"title":"Activity · naveeng1001/zephyr"}