Skip to content

Latest commit

 

History

History
13 lines (12 loc) · 563 Bytes

README.md

File metadata and controls

13 lines (12 loc) · 563 Bytes
Raw

Pipelined-Processor-Design

Designed a 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Course Project - Microprocessors (EE309)

Team Members -

  1. Omkar Nitsure (Roll No - 210070057)
    Github - https://github.com/omkarnitsureiitb
  2. Ojas Karanjkar (Roll No - 210070040)
    Github - https://github.com/Ojas1905
  3. Sanket Kothawade (Roll No - 210070044)
    Github - https://github.com/sankethk1
  4. Kushal Gajbe (Roll No - 210070048)
    Github - https://github.com/KushalGajbe