-
Notifications
You must be signed in to change notification settings - Fork 177
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Zcb support needed in Sail #720
Comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
gcc 13.2.0 now seems to support Zcb.
However, Sail does not yet seem to support it. Running riscof on c.mul fails, hanging with an infinite trap loop.
more ../tests/riscof/riscof_work/rv32i_m/C/src/cmul-01.S/ref/cmul-01.log
[78] [M]: 0x80000122 (0x6605) c.lui a2, 1
x12 <- 0x00001000
mem[X,0x80000124] -> 0x9E49
[79] [M]: 0x80000124 (0x9E49) c.illegal 40521
trapping from M to M to handle illegal-instruction
Here is a pending PR for Zcb into Sail.
riscv/sail-riscv#322
riscv-non-isa/riscv-arch-test#418
Adding Zcb to Wally will inolve chanigng spike_rv{32/64}gc_isa.yaml, and regression-wally to have Zcb.
ISA: RV32IMAFDCZicsr_Zicond_Zifencei_Zfa_Zfh_Zca_Zcb_Zba_Zbb_Zbc_Zbkb_Zbkc_Zbkx_Zbs_Zknd_Zkne_Zknh
The text was updated successfully, but these errors were encountered: