{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"dragonphy2","owner":"StanfordVLSI","isFork":false,"description":"Open Source PHY v2","allTopics":["analog","dsp","receiver","verilog","adc","systemverilog","high-speed","mixed-signal","equalization"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":35,"starsCount":22,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-25T22:41:42.292Z"}},{"type":"Public","name":"DaVE","owner":"StanfordVLSI","isFork":false,"description":"tools regarding on analog modeling, validation, and generation","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":2,"starsCount":18,"forksCount":6,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-11T23:16:31.004Z"}},{"type":"Public","name":"Genesis2","owner":"StanfordVLSI","isFork":false,"description":"A home for Genesis2 sources.","allTopics":[],"primaryLanguage":{"name":"Perl","color":"#0298c3"},"pullRequestCount":0,"issueCount":0,"starsCount":36,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-26T17:17:45.978Z"}},{"type":"Public","name":"FP-Gen","owner":"StanfordVLSI","isFork":false,"description":"FPU Generator","allTopics":[],"primaryLanguage":{"name":"Perl","color":"#0298c3"},"pullRequestCount":0,"issueCount":5,"starsCount":18,"forksCount":5,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-19T17:36:38.483Z"}},{"type":"Public","name":"JusTAG","owner":"StanfordVLSI","isFork":false,"description":"A JTAG Register Map Generator","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-04T20:41:44.866Z"}},{"type":"Public","name":"RelaxedScoreboard","owner":"StanfordVLSI","isFork":false,"description":"Code for the Relaxed Scoreboard (a verification tool for complex memory models) ","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-02T15:52:34.649Z"}},{"type":"Public","name":"scrape-spec","owner":"StanfordVLSI","isFork":true,"description":"A scraper for tables on SPEC website","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2015-04-07T17:33:14.510Z"}}],"repositoryCount":7,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"StanfordVLSI repositories"}