{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":719129482,"defaultBranch":"main","name":"llvm-project","ownerLogin":"pratlucas","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2023-11-15T14:14:42.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/7014318?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1727083422.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"45a02861ec0a8e50a57a733118e037cdd0bbafbc","ref":"refs/heads/multilib-config-path","pushedAt":"2024-09-23T09:23:42.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[Clang][Driver] Add option to provide path for multilib's YAML config file\n\nSince the introduction of the use of a YAML file to configure the\nselection of multilibs for baremetal, the path for that file has been\nhardcoded into the clang driver code. This makes it difficult to provide\nany alternative configurations for multilib and, by consequence, impacts\nthe tetability of any changes related to it - e.g. the existing multilib\nYAML tests currently rely on creating fake toolchain directories to\ninject their own configuration files.\n\nThis change introduces a new command line option to the clang driver,\n`--multi-lib-config=`, to enable the use of a custom path to be used\nwhen loading the multilib YAML config file. It also updates the existing\nmultilib YAML tests to use the new option.","shortMessageHtmlLink":"[Clang][Driver] Add option to provide path for multilib's YAML config…"}},{"before":"79ec1e7d7298b21f76b35a1a733c5245a8c850b9","after":"8632e8bd64d6f02e571777390274c262d5c85167","ref":"refs/heads/main","pushedAt":"2024-09-23T09:22:56.000Z","pushType":"push","commitsCount":820,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"AMDGPU: Fix implicit vcc def to vcc_lo on wave32 targets (#109514)","shortMessageHtmlLink":"AMDGPU: Fix implicit vcc def to vcc_lo on wave32 targets (llvm#109514)"}},{"before":"9596e83b2aa9017f4ebec3c150ca3aadd047762b","after":"79ec1e7d7298b21f76b35a1a733c5245a8c850b9","ref":"refs/heads/main","pushedAt":"2024-09-16T10:35:38.000Z","pushType":"push","commitsCount":352,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[MLIR][OpenMP][Docs] Document compound constructs representation (NFC) (#107236)\n\nThis patch documents the MLIR representation of OpenMP compound\r\nconstructs discussed in\r\n[this](https://discourse.llvm.org/t/rfc-representing-combined-composite-constructs-in-the-openmp-dialect/76986)\r\nand\r\n[this](https://discourse.llvm.org/t/rfc-disambiguation-between-loop-and-block-associated-omp-parallelop/79972)\r\nRFC.","shortMessageHtmlLink":"[MLIR][OpenMP][Docs] Document compound constructs representation (NFC) ("}},{"before":"93857afc24abeeacdd58277b4ab32d38daa1e531","after":"9596e83b2aa9017f4ebec3c150ca3aadd047762b","ref":"refs/heads/main","pushedAt":"2024-09-12T14:59:01.000Z","pushType":"push","commitsCount":1084,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[mlir][AMDGPU] Enable emulating vector buffer_atomic_fadd on gfx11 (#108312)\n\n* Fix a bug introduced by the Chipset refactoring in #107720 where\r\natomics emulation for adds was mistakenly applied to gfx11+\r\n* Add the case needed for gfx11+ atomic emulation, namely that gfx11\r\ndoesn't support atomically adding a v2f16 or v2bf16, thus requiring\r\nMLIR-level legalization for buffer intrinsics that attempt to do such an\r\naddition\r\n* Add tests, including tests for gfx11 atomic emulation\r\n\r\nCo-authored-by: Manupa Karunaratne ","shortMessageHtmlLink":"[mlir][AMDGPU] Enable emulating vector buffer_atomic_fadd on gfx11 (l…"}},{"before":"5187e069c0f3da4f5dbbfd064c7ceb8e383a2371","after":null,"ref":"refs/heads/multilib-branch-protection","pushedAt":"2024-09-05T15:51:26.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"}},{"before":"a424b792053a48ef7e00636f28f3cc8faa23d637","after":"93857afc24abeeacdd58277b4ab32d38daa1e531","ref":"refs/heads/main","pushedAt":"2024-09-03T15:40:57.000Z","pushType":"push","commitsCount":14,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[clang][Driver] Add missing include after 26bf0b4ae7df7f5350f71afd40a57cdf8f98c588.\n\nhttps://github.com/llvm/llvm-project/commit/26bf0b4ae7df7f5350f71afd40a57cdf8f98c588","shortMessageHtmlLink":"[clang][Driver] Add missing include after 26bf0b4."}},{"before":"96e1320a9aa8fd010b02fc6751da801c48725a02","after":"a424b792053a48ef7e00636f28f3cc8faa23d637","ref":"refs/heads/main","pushedAt":"2024-09-03T13:40:46.000Z","pushType":"push","commitsCount":537,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[compiler-rt][rtsan] Record pc and bp higher up in the stack (#107014)\n\nFunctionally, this change affects only our printed stack traces. New\r\nversion does not expose any internal rtsan interworking","shortMessageHtmlLink":"[compiler-rt][rtsan] Record pc and bp higher up in the stack (llvm#10…"}},{"before":"b3d7b528a422f7c44b535c480acbd74f03555b4d","after":"5187e069c0f3da4f5dbbfd064c7ceb8e383a2371","ref":"refs/heads/multilib-branch-protection","pushedAt":"2024-08-28T13:53:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! [Driver] Add -mbranch-protection to ARM and AArch64 multilib flags","shortMessageHtmlLink":"fixup! [Driver] Add -mbranch-protection to ARM and AArch64 multilib f…"}},{"before":null,"after":"b3d7b528a422f7c44b535c480acbd74f03555b4d","ref":"refs/heads/multilib-branch-protection","pushedAt":"2024-08-28T13:44:16.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[Driver] Add -mbranch-protection to ARM and AArch64 multilib flags\n\nThis adds the `-mbranch-protection` command line option to the set of\nflags used by the multilib selection for ARM and AArch64 targets.","shortMessageHtmlLink":"[Driver] Add -mbranch-protection to ARM and AArch64 multilib flags"}},{"before":"439d7de14d71216c269ecda47baed067ab03795a","after":"96e1320a9aa8fd010b02fc6751da801c48725a02","ref":"refs/heads/main","pushedAt":"2024-08-28T13:00:36.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[VPlan] Move properlyDominates to VPDominatorTree (NFCI).\n\nThis allows for easier re-use in additional places in the future. Also\nmove code to VPlanAnalysis.cpp","shortMessageHtmlLink":"[VPlan] Move properlyDominates to VPDominatorTree (NFCI)."}},{"before":"4c6a89710a2580f9784408aae81f73d607d9942d","after":"439d7de14d71216c269ecda47baed067ab03795a","ref":"refs/heads/main","pushedAt":"2024-08-28T12:45:51.000Z","pushType":"push","commitsCount":2362,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[libc] Disable failing scanf test on AMDGPU temporarily\n\nSummary:\nThis test currently fails in the `amdgpu-attributor` pass. I haven't\nfigured out anything beyond that yet as it's difficult to reduce.","shortMessageHtmlLink":"[libc] Disable failing scanf test on AMDGPU temporarily"}},{"before":"c17af81392df8b5cb9d042b770f44785ad594e4e","after":null,"ref":"refs/heads/swp_no_zero","pushedAt":"2024-08-07T14:15:40.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"}},{"before":null,"after":"c17af81392df8b5cb9d042b770f44785ad594e4e","ref":"refs/heads/swp_no_zero","pushedAt":"2024-08-06T13:30:55.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[AArch64] Don't replace dst of SWP instructions with (X|W)ZR\n\nThis change updates the AArch64DeadRegisterDefinition pass to ensure it\ndoes not replace the destination register of a SWP instruction with the\nzero register when its value is unused. This is necessary to ensure that\nthe ordering of such instructions in relation to DMB.LD barries adheres\nto the definitions of the AArch64 Memory Model.\n\nThe memory model states the following (ARMARM version DDI 0487K.a §B2.3.7):\n```\nBarrier-ordered-before\n\nAn effect E1 is Barrier-ordered-before an effect E2 if one of the following applies:\n[...]\n* All of the following apply:\n- E1 is a Memory Read effect.\n- E1 is generated by an instruction whose destination register is not WZR or XZR.\n- E1 appears in program order before E3.\n- E3 is either a DMB LD effect or a DSB LD effect.\n- E3 appears in program order before E2.\n```\n\nPrior to this change, by replacing the destination register of such SWP\ninstruction with WZR/XZR, the ordering relation described above was\nincorrectly removed from the generated code.\n\nThe new behaviour is ensured in this patch by adding the relevant\n`SWP[L](B|H|W|X)` instructions to list in the `atomicReadDroppedOnZero`\npredicate, which already covered the `LD` instructions that are\nsubject to the same effect.\n\nFixes #68428.","shortMessageHtmlLink":"[AArch64] Don't replace dst of SWP instructions with (X|W)ZR"}},{"before":"4e93b16f3fce467b2bbda4e5fd8b15fcad2bea93","after":"4c6a89710a2580f9784408aae81f73d607d9942d","ref":"refs/heads/main","pushedAt":"2024-08-06T12:42:25.000Z","pushType":"push","commitsCount":330,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[SLP][NFC]Update test checks.","shortMessageHtmlLink":"[SLP][NFC]Update test checks."}},{"before":"e7630a0d60821dc13bb0be4e50b49fba5f90471f","after":"4e93b16f3fce467b2bbda4e5fd8b15fcad2bea93","ref":"refs/heads/main","pushedAt":"2024-08-02T13:49:36.000Z","pushType":"push","commitsCount":123,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[llvm] Make InstSimplifyFolder constructor explicit (NFC) (#101654)","shortMessageHtmlLink":"[llvm] Make InstSimplifyFolder constructor explicit (NFC) (llvm#101654)"}},{"before":"77655f42d58e85875c4b4e28a73208b64a653c2a","after":"e7630a0d60821dc13bb0be4e50b49fba5f90471f","ref":"refs/heads/main","pushedAt":"2024-08-01T15:09:28.000Z","pushType":"push","commitsCount":372,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"AMDGPU: Improve cost handling of canonicalize (#101479)","shortMessageHtmlLink":"AMDGPU: Improve cost handling of canonicalize (llvm#101479)"}},{"before":"dead8f845f2549db5dec16b59b80d3e321948674","after":"77655f42d58e85875c4b4e28a73208b64a653c2a","ref":"refs/heads/main","pushedAt":"2024-07-29T13:04:08.000Z","pushType":"push","commitsCount":3701,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[mlir][arith] Assert preconditions in `BitcastOp::fold`. (#100743)\n\nThis PR adds an assertion to `BitcastOp::fold` that fails if that\r\nfunction is called on invalid IR. That can happen when patterns, passes,\r\netc. create (invalid) IR using builders and folding is triggered on that\r\nIR before verification, for example, through `OpBuilder::createOrFold`.\r\nThe new assert triggers earlier than previously in order to help getting\r\nto the root cause faster.\r\n\r\nSigned-off-by: Ingo Müller ","shortMessageHtmlLink":"[mlir][arith] Assert preconditions in BitcastOp::fold. (llvm#100743)"}},{"before":"0bab78a0013c224bf4ca0b87145ac034ee3e2b75","after":null,"ref":"refs/heads/reland-print-enabled-extensions","pushedAt":"2024-06-28T08:20:21.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"}},{"before":"e615f1b5cb86615673377ed1e05498b5b03da908","after":"0bab78a0013c224bf4ca0b87145ac034ee3e2b75","ref":"refs/heads/reland-print-enabled-extensions","pushedAt":"2024-06-27T08:45:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! Re-land: \"[AArch64] Add ability to list extensions enabled for a target\" (#95805)","shortMessageHtmlLink":"fixup! Re-land: \"[AArch64] Add ability to list extensions enabled for…"}},{"before":null,"after":"e615f1b5cb86615673377ed1e05498b5b03da908","ref":"refs/heads/reland-print-enabled-extensions","pushedAt":"2024-06-26T16:32:59.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"Re-land: \"[AArch64] Add ability to list extensions enabled for a target\" (#95805)\n\nThis introduces the new `--print-enabled-extensions` command line option\nto AArch64, which prints the list of extensions that are enabled for the\ntarget specified by the combination of `--target`/`-march`/`-mcpu`\nvalues.\n\nThe goal of the this option is both to enable the manual inspection of\nthe enabled extensions by users and to enhance the testability of\narchitecture versions and CPU targets implemented in the compiler.\n\nAs part of this change, a new field for `FEAT_*` architecture feature\nnames was added to the TableGen entries. The output of the existing\n`--print-supported-extensions` option was updated accordingly to show\nthese in a separate column.","shortMessageHtmlLink":"Re-land: \"[AArch64] Add ability to list extensions enabled for a targ…"}},{"before":"b6240c371522c701be8a7a143aa166d277508cbe","after":"dead8f845f2549db5dec16b59b80d3e321948674","ref":"refs/heads/main","pushedAt":"2024-06-26T14:27:58.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[clang][Interp] Pointers into unknown-size arrays are never one-past-end","shortMessageHtmlLink":"[clang][Interp] Pointers into unknown-size arrays are never one-past-end"}},{"before":"ffad0ae95e1a70c40b2910ad580c306e4bbbc104","after":null,"ref":"refs/heads/cmse-mitigation","pushedAt":"2024-06-26T13:35:06.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"}},{"before":"97fc775791e66f0ce74026014a412ceec652c8cd","after":null,"ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-26T13:29:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"}},{"before":"b5efd214297a50664cf3373362db29432c883ebd","after":"b6240c371522c701be8a7a143aa166d277508cbe","ref":"refs/heads/main","pushedAt":"2024-06-26T13:29:08.000Z","pushType":"push","commitsCount":484,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[AArch64] Add ability to list extensions enabled for a target (#95805)\n\nThis introduces the new `--print-enabled-extensions` command line option\r\nto AArch64, which prints the list of extensions that are enabled for the\r\ntarget specified by the combination of `--target`/`-march`/`-mcpu`\r\nvalues.\r\n\r\nThe goal of the this option is both to enable the manual inspection of\r\nthe enabled extensions by users and to enhance the testability of\r\narchitecture versions and CPU targets implemented in the compiler.\r\n\r\nAs part of this change, a new field for `FEAT_*` architecture feature\r\nnames was added to the TableGen entries. The output of the existing\r\n`--print-supported-extensions` option was updated accordingly to show\r\nthese in a separate column.","shortMessageHtmlLink":"[AArch64] Add ability to list extensions enabled for a target (llvm#9…"}},{"before":"6993b816fab83694f1510c5ab900137d3ee5181a","after":"97fc775791e66f0ce74026014a412ceec652c8cd","ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-26T10:06:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! [AArch64] Add ability to list extensions enabled for a target","shortMessageHtmlLink":"fixup! [AArch64] Add ability to list extensions enabled for a target"}},{"before":"788e0de9d032708f9dc356932f86bdb9b0764e1a","after":"6993b816fab83694f1510c5ab900137d3ee5181a","ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-25T15:35:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! fixup! [AArch64] Add ability to list extensions enabled for a target","shortMessageHtmlLink":"fixup! fixup! [AArch64] Add ability to list extensions enabled for a …"}},{"before":"48b1d58c43338fb4178b193b58a2fbafa01d69bd","after":"788e0de9d032708f9dc356932f86bdb9b0764e1a","ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-24T14:17:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! fixup! fixup! [AArch64] Make TargetParser aware of all architecture extensions","shortMessageHtmlLink":"fixup! fixup! fixup! [AArch64] Make TargetParser aware of all archite…"}},{"before":"31763fcec7f15b1186a9870f65168b463c59fd33","after":"48b1d58c43338fb4178b193b58a2fbafa01d69bd","ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-24T12:16:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! fixup! [AArch64] Make TargetParser aware of all architecture extensions","shortMessageHtmlLink":"fixup! fixup! [AArch64] Make TargetParser aware of all architecture e…"}},{"before":"da2eac69e36ba1bdbd24df5a71ea465f0c6af955","after":"31763fcec7f15b1186a9870f65168b463c59fd33","ref":"refs/heads/print-enabled-extensions","pushedAt":"2024-06-24T10:42:23.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"fixup! [AArch64] Make TargetParser aware of all architecture extensions","shortMessageHtmlLink":"fixup! [AArch64] Make TargetParser aware of all architecture extensions"}},{"before":"d72b57bbf7c3448077f82147e3ce1a72b2c86a34","after":"b5efd214297a50664cf3373362db29432c883ebd","ref":"refs/heads/main","pushedAt":"2024-06-21T13:03:38.000Z","pushType":"push","commitsCount":264,"pusher":{"login":"pratlucas","name":"Lucas Duarte Prates","path":"/pratlucas","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/7014318?s=80&v=4"},"commit":{"message":"[libc][math][c23] Add {ldexp,scalbn,scalbln}f16 C23 math functions (#94797)\n\nPart of #93566.","shortMessageHtmlLink":"[libc][math][c23] Add {ldexp,scalbn,scalbln}f16 C23 math functions (l…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yM1QwOToyMzo0Mi4wMDAwMDBazwAAAAS9wqCB","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yM1QwOToyMzo0Mi4wMDAwMDBazwAAAAS9wqCB","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNi0yMVQxMzowMzozOC4wMDAwMDBazwAAAARrmogE"}},"title":"Activity · pratlucas/llvm-project"}