-
Notifications
You must be signed in to change notification settings - Fork 348
/
e203_soc.core
113 lines (108 loc) · 4.26 KB
/
e203_soc.core
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
CAPI=2:
name : e203_soc
filesets:
soc:
files:
- rtl/e203/perips/apb_i2c/i2c_master_defines.v : {is_include_file : true}
- rtl/e203/debug/sirv_debug_csr.v
- rtl/e203/debug/sirv_debug_module.v
- rtl/e203/debug/sirv_debug_ram.v
- rtl/e203/debug/sirv_debug_rom.v
- rtl/e203/debug/sirv_jtag_dtm.v
- rtl/e203/fab/sirv_icb1to16_bus.v
- rtl/e203/fab/sirv_icb1to2_bus.v
- rtl/e203/fab/sirv_icb1to8_bus.v
- rtl/e203/mems/sirv_mrom_top.v
- rtl/e203/mems/sirv_mrom.v
- rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v
- rtl/e203/perips/apb_adv_timer/apb_adv_timer.v
- rtl/e203/perips/apb_adv_timer/comparator.v
- rtl/e203/perips/apb_adv_timer/input_stage.v
- rtl/e203/perips/apb_adv_timer/prescaler.v
- rtl/e203/perips/apb_adv_timer/timer_cntrl.v
- rtl/e203/perips/apb_adv_timer/timer_module.v
- rtl/e203/perips/apb_adv_timer/up_down_counter.v
- rtl/e203/perips/apb_gpio/apb_gpio.v
- rtl/e203/perips/apb_i2c/apb_i2c.v
- rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v
- rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v
- rtl/e203/perips/apb_spi_master/apb_spi_master.v
- rtl/e203/perips/apb_spi_master/spi_master_apb_if.v
- rtl/e203/perips/apb_spi_master/spi_master_clkgen.v
- rtl/e203/perips/apb_spi_master/spi_master_controller.v
- rtl/e203/perips/apb_spi_master/spi_master_fifo.v
- rtl/e203/perips/apb_spi_master/spi_master_rx.v
- rtl/e203/perips/apb_spi_master/spi_master_tx.v
- rtl/e203/perips/apb_uart/apb_uart.v
- rtl/e203/perips/apb_uart/io_generic_fifo.v
- rtl/e203/perips/apb_uart/uart_interrupt.v
- rtl/e203/perips/apb_uart/uart_rx.v
- rtl/e203/perips/apb_uart/uart_tx.v
- rtl/e203/perips/sirv_aon_lclkgen_regs.v
- rtl/e203/perips/sirv_aon_porrst.v
- rtl/e203/perips/sirv_aon_top.v
- rtl/e203/perips/sirv_aon.v
- rtl/e203/perips/sirv_aon_wrapper.v
- rtl/e203/perips/sirv_AsyncResetReg.v
- rtl/e203/perips/sirv_AsyncResetRegVec_129.v
- rtl/e203/perips/sirv_AsyncResetRegVec_1.v
- rtl/e203/perips/sirv_AsyncResetRegVec_36.v
- rtl/e203/perips/sirv_AsyncResetRegVec.v
- rtl/e203/perips/sirv_clint_top.v
- rtl/e203/perips/sirv_clint.v
- rtl/e203/perips/sirv_DeglitchShiftRegister.v
- rtl/e203/perips/sirv_expl_axi_slv.v
- rtl/e203/perips/sirv_flash_qspi_top.v
- rtl/e203/perips/sirv_flash_qspi.v
- rtl/e203/perips/sirv_hclkgen_regs.v
- rtl/e203/perips/sirv_jtaggpioport.v
- rtl/e203/perips/sirv_LevelGateway.v
- rtl/e203/perips/sirv_plic_man.v
- rtl/e203/perips/sirv_plic_top.v
- rtl/e203/perips/sirv_pmu_core.v
- rtl/e203/perips/sirv_pmu.v
- rtl/e203/perips/sirv_qspi_arbiter.v
- rtl/e203/perips/sirv_qspi_fifo.v
- rtl/e203/perips/sirv_qspi_media.v
- rtl/e203/perips/sirv_qspi_physical.v
- rtl/e203/perips/sirv_queue_1.v
- rtl/e203/perips/sirv_queue.v
- rtl/e203/perips/sirv_repeater_6.v
- rtl/e203/perips/sirv_ResetCatchAndSync_2.v
- rtl/e203/perips/sirv_ResetCatchAndSync.v
- rtl/e203/perips/sirv_rtc.v
- rtl/e203/perips/sirv_spi_flashmap.v
- rtl/e203/perips/sirv_tlfragmenter_qspi_1.v
- rtl/e203/perips/sirv_tl_repeater_5.v
- rtl/e203/perips/sirv_tlwidthwidget_qspi.v
- rtl/e203/perips/sirv_wdog.v
- rtl/e203/soc/e203_soc_top.v
- rtl/e203/subsys/e203_subsys_clint.v
- rtl/e203/subsys/e203_subsys_gfcm.v
- rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v
- rtl/e203/subsys/e203_subsys_hclkgen.v
- rtl/e203/subsys/e203_subsys_main.v
- rtl/e203/subsys/e203_subsys_mems.v
- rtl/e203/subsys/e203_subsys_perips.v
- rtl/e203/subsys/e203_subsys_plic.v
- rtl/e203/subsys/e203_subsys_pllclkdiv.v
- rtl/e203/subsys/e203_subsys_pll.v
- rtl/e203/subsys/e203_subsys_top.v
file_type : verilogSource
depend : [e203_core]
targets:
default:
filesets : [soc]
parameters : [FPGA_SOURCE]
toplevel : ["is_toplevel? (e203_soc_top)"]
lint:
default_tool : verilator
filesets : [soc]
tools:
verilator:
mode : lint-only
toplevel : e203_soc_top
parameters:
FPGA_SOURCE:
datatype : bool
paramtype : vlogdefine