This repository has been archived by the owner on May 15, 2024. It is now read-only.
forked from chipsalliance/riscv-dv
-
Notifications
You must be signed in to change notification settings - Fork 0
/
testlist
31 lines (30 loc) · 1.44 KB
/
testlist
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
// Copyright 2018 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//====================================================================
// Test name : iterations : options
//--------------------------------------------------------------------
riscv_arithmetic_basic_test : 2 :
riscv_machine_mode_rand_test : 2 :
riscv_privileged_mode_rand_test : 2 :
riscv_rand_instr_test : 2 :
riscv_rand_jump_test : 2 :
riscv_mmu_stress_test : 2 :
riscv_page_table_exception_test : 2 :
riscv_no_fence_test : 2 :
riscv_sfence_exception_test : 2 :
riscv_illegal_instr_test : 2 :
riscv_hint_instr_test : 2 :
riscv_ebreak_test : 2 :
riscv_wfi_test : 2 :
//--------------------------------------------------------------------