-
Notifications
You must be signed in to change notification settings - Fork 0
/
seis_tb.vhd
50 lines (48 loc) · 1.1 KB
/
seis_tb.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
library ieee;
use ieee.std_logic_1164.all;
entity seis_tb is
port(
o_DIN0 : buffer std_logic;
o_DIN1 : buffer std_logic;
o_DIN2 : buffer std_logic;
o_DIN3 : buffer std_logic;
o_DOUT0 : buffer std_logic;
o_DOUT1 : buffer std_logic;
o_DOUT2 : buffer std_logic);
end seis_tb;
architecture arch_1 of seis_tb is
component seis is
port(
i_DIN0 : in std_logic;
i_DIN1 : in std_logic;
i_DIN2 : in std_logic;
i_DIN3 : in std_logic;
o_DOUT0 : out std_logic;
o_DOUT1 : out std_logic;
o_DOUT2 : out std_logic);
end component;
begin
se : seis port map (i_DIN0 => o_DIN0,
i_DIN1 => o_DIN1,
i_DIN2 => o_DIN2,
i_DIN3 => o_DIN3,
o_DOUT0 => o_DOUT0,
o_DOUT1 => o_DOUT1,
o_DOUT2 => o_DOUT2);
process
begin
o_DIN0 <= '0';
o_DIN1 <= '0';
o_DIN2 <= '0';
o_DIN3 <= '0';
wait for 100 ns;
o_DIN3 <= '1';
wait for 100 ns;
o_DIN2 <= '1';
wait for 100 ns;
o_DIN1 <= '1';
wait for 100 ns;
o_DIN0 <= '1';
wait for 100 ns;
end process;
end arch_1;