A framework to train a ResUNet architecture, quantize, compile and execute it on an FPGA.
-
Updated
Jun 23, 2023 - Jupyter Notebook
A framework to train a ResUNet architecture, quantize, compile and execute it on an FPGA.
This Repo contains a programs of calling Xilinx Alveo accelerator card from MATLAB
This demo is intended to demonstrate the FPGA design protection and metering capability provided by the Accelize Distribution Platform.
Web application to transcribe data for the Alveo project
Xilinx DPU(Vitis AI)を用いたエッジAI実現に向けたサンプルプログラム
Neural network inferences on Alveo cards with hls4ml framework
Business Rule Engine Hardware Accelerator
VNx: Vitis Network Examples
Dataflow QNN inference accelerator examples on FPGAs
Vitis In-Depth Tutorials
Add a description, image, and links to the alveo topic page so that developers can more easily learn about it.
To associate your repository with the alveo topic, visit your repo's landing page and select "manage topics."