Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
-
Updated
Apr 11, 2022 - SystemVerilog
Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
VST delay plugin where the repeats degrade in resolution
This is repository for CMPT 764 course project
Simplify a 2D closed, piecewise linear contour by specifying boundary offset tolerance.
2D heatmaps for Unity
Building SDR apps by mapping IQ streams with pipes in CLI or bash scripts.
Neurorobotic Simulations on the Degradation of Multiple Column Liquid State Machines
Demonstration of the mini-lab component activities conducted for the course Software Define Radio Lab (19CCE284).
classes and functions to handle large datasets in Matlab by implementing decimation
Assignments for the course CSCI 599: 3D Vision
A collection of triangle mesh subdivision/tessellation/decimation implementations.
Implementations of Algorithms to Architectures following : https://youtube.com/playlist?list=PLco7dux9L7g1RrB8TqUVCMEeu86D7azeg
Decimates a provided image, essentially compressing it.
Inspired by Thanos - Marvel Super Villan. Randomly Deletes half of your files (Decimation on your files)
Add a description, image, and links to the decimation topic page so that developers can more easily learn about it.
To associate your repository with the decimation topic, visit your repo's landing page and select "manage topics."