Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Misalignment of labeled assertions inside if...else... #988

Open
veripoolbot opened this issue Oct 30, 2015 · 1 comment
Open

Misalignment of labeled assertions inside if...else... #988

veripoolbot opened this issue Oct 30, 2015 · 1 comment
Labels

Comments

@veripoolbot
Copy link
Collaborator


Author Name: Bernd Beuster
Original Redmine Issue: 988 from https://www.veripool.org


verilog-version 2015-09-21-d3012e9-vpo

@veripoolbot
Copy link
Collaborator Author


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2017-11-19T13:28:46Z


Still a problem, perhaps someone would like to contribute a patch?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

1 participant