Popular repositories Loading
-
VHDL-DFlipFlop
VHDL-DFlipFlop PublicThe VHDL code describes a D flip-flop with synchronous reset functionality.
VHDL
-
VHDL-2x4Decoder
VHDL-2x4Decoder PublicThe VHDL code implements a 2x4 decoder, converting two input signals into four output signals based on the input combinations.
VHDL
-
VHDL-4x1MUX
VHDL-4x1MUX PublicThe VHDL code implements a 4x1 multiplexer (MUX), selecting one of four input signals based on the two select lines and producing a single output.
VHDL
-
VHDL-4Bit_UpCounter
VHDL-4Bit_UpCounter PublicA 4-bit up counter is a digital circuit that increments its output by one with each clock pulse, counting from 0000 to 1111 in binary, and resetting back to 0000 after reaching 1111.
VHDL
-
VHDL-4Bit_DownCounter
VHDL-4Bit_DownCounter PublicA 4-bit down counter is a digital circuit that counts down from a preset value to zero, decreasing by one with each clock pulse.
VHDL
-
VHDL-4Bit_UpDownCounter
VHDL-4Bit_UpDownCounter PublicA 4-bit up-down counter is a digital circuit capable of counting both upwards and downwards in binary, typically controlled by an up/down input signal.
VHDL
If the problem persists, check the GitHub status page or contact support.