Skip to content

ECSAlab/Efficient-Edge-AI-Application-Deployment-for-FPGAs

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 

Repository files navigation

Efficient-Edge-AI-Application-Deployment-for-FPGAs

This repo is a placeholder for the extended paper belonging to MDPI Special Issue Design Automation, Computer Engineering, Computer Networks and Social Media (SEEDA-CECNSM 2021) and featured in the Information, Volume 13, Issue 6 (June 2022). Download link MDPI Open Access.

Citation

If you use this work in academic research, please, cite it using the following BibTeX:

Kalapothas, S.; Flamis, G.; Kitsos, P. Efficient Edge-AI Application Deployment for FPGAs. Information 2022, 13, 279. https://doi.org/10.3390/info13060279

@Article{info13060279,
AUTHOR = {Kalapothas, Stavros and Flamis, Georgios and Kitsos, Paris},
TITLE = {Efficient Edge-AI Application Deployment for FPGAs},
JOURNAL = {Information},
VOLUME = {13},
YEAR = {2022},
NUMBER = {6},
ARTICLE-NUMBER = {279},
URL = {https://www.mdpi.com/2078-2489/13/6/279},
ISSN = {2078-2489},
ABSTRACT = {Field Programmable Gate Array (FPGA) accelerators have been widely adopted for artificial intelligence (AI) applications on edge devices (Edge-AI) utilizing Deep Neural Networks (DNN) architectures. FPGAs have gained their reputation due to the greater energy efficiency and high parallelism than microcontrollers (MCU) and graphical processing units (GPU), while they are easier to develop and more reconfigurable than the Application Specific Integrated Circuit (ASIC). The development and building of AI applications on resource constraint devices such as FPGAs remains a challenge, however, due to the co-design approach, which requires a valuable expertise in low-level hardware design and in software development. This paper explores the efficacy and the dynamic deployment of hardware accelerated applications on the Kria KV260 development platform based on the Xilinx Kria K26 system-on-module (SoM), which includes a Zynq multiprocessor system-on-chip (MPSoC). The platform supports the Python-based PYNQ framework and maintains a high level of versatility with the support of custom bitstreams (overlays). The demonstration proved the reconfigurabibilty and the overall ease of implementation with low-footprint machine learning (ML) algorithms.},
DOI = {10.3390/info13060279}
}

paper screenshot

Tools used for experimental setup:

Hardware

Software

Model

Dataset

About

An inventory of hardware and software used in the experimental setup

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published