Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

IHP SG13G2 Open PDK technology files #302

Merged
merged 34 commits into from
Jan 8, 2025
Merged

IHP SG13G2 Open PDK technology files #302

merged 34 commits into from
Jan 8, 2025

Conversation

mole99
Copy link
Contributor

@mole99 mole99 commented Dec 18, 2024

This is the alpha pre-release of the IHP SG13G2 Open PDK technology files developed by Efabless Corporation for use with the Magic VLSI layout tool and netgen LVS tool.

  • Release notes can be found under libs.tech/magic/RELEASE_NOTES.md.
  • The usage guide for magic can be found under libs.tech/magic/README.md.

Please note that this is a pre-release which may still have some issues. We welcome any feedback on the current version. Please open issues under the upstream IHP-GmbH/IHP-Open-PDK repository.

Release notes for this alpha pre-release:

version 0.1.2 (alpha pre-release)
December 17, 2024
Efabless Corporation

Included in this pre-release:

  1. Technology file for magic (ihp-sg13g2.tech)
    • Layer definitions and styles
    • Connectivity definitions
    • Interactive wiring definitions
    • DRC rules
    • Device extraction
    • Parasitic extraction
    • GDS read/write
    • LEF/DEF read/write
    • Antenna rules
  2. Technology file for magic with GDS-mapped layers (ihp-sg13g2-GDS.tech)
  3. Startup script for magic (ihp-sg13g2-GDS.magicrc)
  4. LVS setup for netgen (../netgen/ihp-sg13g2_setup.tcl)

Not included/completed in this pre-release:

  1. Device generator for magic (ihp-sg13g2.tcl).
    The file in the pre-release version is a placeholder only.
  2. Density rule check (check_density.py)
    Needs verification.
  3. Fill generation (generate_fill.py)
    Work in progress.
  4. Seal ring generator (may be implemented in the device generation script)

All items not included in this pre-release are expected to be completed by April 2025.

@KrzysztofHerman
Copy link
Contributor

@mole99 @RTimothyEdwards thank you for this contribution.
Seems that we will have Magic Christmas :)

RTimothyEdwards and others added 27 commits December 18, 2024 16:34
@RTimothyEdwards @mole99
Added preliminary files for development work at Efabless on magic
4bc63bb 
and netgen support for the IHP sg13g2 open PDK.  This mainly
includes layer mappings, contacts, and connectivity information
for magic, a list of known device models (in comments), and basic
GDS input/output mapping.  This is enough to read, for example,
the standard cell library from GDS, but not much else.  Work will
be ongoing over the next nine months.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Checking in work from some weeks ago.
18c9ae6 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Update netgen setup file
99831cd 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Updates to the magic techfile, mostly for GDS read/write and
0dadda4 
device extraction.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Major work on the tech file and device generator script for magic,
a1e2466 
although this is still very much a work in progress.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Continued work on the DRC rule deck and generated devices. Most
136e7f6 
DRC rules are now handled correctly.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Major updates to the magic techfile in support of all three types
c0f73ed 
of bipolar transistors and the schottky diode, and a lot of
additional DRC rule additions, corrections, and refinement.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Modified run-length spacing rules as a means to work around an
d74290c 
incorrect implementation of the rule in magic.  The workaround,
using cifdrc rules, works but is very inefficient.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Rename sg13g2 to pdk variant ihp-sg13g2
a437cae 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Add preliminary parasitic capacitance values from capiche
a299f9b 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Delete obsolete tech file
14b7805 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Add antenna section, add values for extresist, update capacitance sec…
751f756 
…tion

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Use relative paths for import
666b334 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Use w and l for diodes and mim caps
23d09e1 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Add hvndiffres to allndiffhvnonfet
f48eb1e 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Comment out undefined layers, fix comment for rhigh
d608d82 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Changed the metal run-length rules in the magic tech file back to
2148217 
the original implementation, which has now been fixed in the magic
source code.  Updated the minimum version of magic to reflect that
only version 8.3.506 will correctly flag run-length spacing
violations.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Added more GDS input/output rules for handling copper pillar,
5e58684 
seal ring, and a few additional obscure layers not previously
handled.  No longer generates missing layer warnings when reading
the primitive device library.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Fix typos in error message of widespacing rule
a8cd6d1 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Added handling of scr1 device drawing and fixed inconsistencies in the
0b7fcbb 
output generation of layers for scr1, nmoscl_2, nmoscl_4, and ptapSB,
mainly by introducing additional diffusion resistor types.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Added support for GDS reading/writing SVaricap and pnpMPA, and
90ef888 
pnpMPA device extraction (no device models exists for SVaricap,
so unsure what to do with it).  DRC errors exist on SVaricap,
as it is complicated to handle the DRC exceptions, and may be
more easily dealt with using the device generators.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Corrected a few minor errors in the magic tech file, and added
dce7ad4 
two files, one RELEASE_NOTES with a list of deliverables in the
upcoming pull request back to the upstream repository; and
README with notes about using the IHP open PDK with the magic
layout editor.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Convert README and RELEASE_NOTES to Markdown
d12026d 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Changes to the magic tech file:
039d303 
(1) Added extraction devices for metal resistors (ideal resistors)
(2) Added extraction device for SVaricap (placeholder, as there is no model)
(3) Added connectivity for isodiffres (shorting across the layer because no
    information exists on the sheet resistance)
(4) Removed isolated substrate layer from under tap contacts (because this
    is not meaningful in magic)

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Added more MiM cap rules based on the device pass/fail validation
35ce094 
layout.  Found an error in magic that prevented one of the rules
from being implemented;  updated the minimum required version of
magic for the PDK accordingly.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@RTimothyEdwards @mole99
Added material in preparation for alpha pre-release: Created
5c7317b 
scripts for density checks and fill pattern generation.  Corrected
most of the fill pattern generation sizes and spacings.  Commented
out the sourcing of the device generator script, which is not yet
ready for pre-release.

Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Add density and fill script status
796699f 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Copy link
Contributor Author

mole99 commented Dec 18, 2024

Thanks @KrzysztofHerman, that's for sure!
The commits are now properly signed off too :)

@RTimothyEdwards
Copy link

@KrzysztofHerman : Thank you! There are many loose ends to tie up in the upcoming two or three months along with the generated cell layout scripts, OpenLane2 support, and everything else that we have promised, but I now have a very good understanding of the process and look forward to helping with continual development and improvement.

@mole99
Copy link
Contributor Author

mole99 commented Dec 18, 2024

@KrzysztofHerman I have one question: should we add ourselves to the Authors file and change the copyright to "IHP PDK Authors" where applicable?

@sergeiandreyev
Copy link
Contributor

Hi @mole99, yes, please go ahead with these updates.

@mole99
Add Tim Edwards and Leo Moser
ca5bd75 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Update copyright notice
b9f0143 
Signed-off-by: Leo Moser <leo.moser@efabless.com>
@mole99
Copy link
Contributor Author

mole99 commented Dec 19, 2024

@sergeiandreyev Alright, all done!

@RTimothyEdwards @mole99
Added more DRC rules, mostly for pSD, which now has a layout in
71f9a39 
the QA set, and especially to handle rules around butted contacts.

Signed-off-by: mole99 <leomoser99@gmail.com>
@RTimothyEdwards @mole99
Continued adding previously unimplemented DRC rules to the magic
7fc4a3f 
tech file.

Signed-off-by: mole99 <leomoser99@gmail.com>
@RTimothyEdwards
Signed-off-by: Tim Edwards <tim@opencircuitdesign.com>
a5289c4 
Implemented pad rules (includes bond pad, copper pillar pad, and
solder bump pad).  Raised issue on github about incorrect layout
of the copper pillar pad in the primitive device library.  Note
that the passivation layer "sbump" and "cupillar" purposes are
not used in any layouts that I can find, nor specified in the
documentation other than a layer number assignment, so they are
not generated as output by magic.
@RTimothyEdwards
Signed-off-by: Tim Edwards <tim@opencircuitdesign.com>
bc368ce 
Re-implemented the seal ring via layers and implemented the seal ring
layer DRC rules.
@RTimothyEdwards
Signed-off-by: Tim Edwards <tim@opencircuitdesign.com>
a50aab5 
Added more DRC rules for latch-up and for devices in deep n-well
structures.  Updated magic with a new GDS operator option that
simplifies the generation of latch-up rules;  applied the new
rule option in the IHP tech file for magic (with a corresponding
update of the minimum required version of magic).
@donn donn mentioned this pull request Jan 1, 2025
Closed
@mole99
Copy link
Contributor Author

mole99 commented Jan 8, 2025

@sergeiandreyev @KrzysztofHerman Please feel free to merge this PR.
The changes here are in good shape and ready for user feedback.

We'll open another PR for the next batch of deliverables. Thanks!

@sergeiandreyev sergeiandreyev merged commit ddb601a into IHP-GmbH:dev Jan 8, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@KrzysztofHerman KrzysztofHerman KrzysztofHerman approved these changes

@sergeiandreyev sergeiandreyev sergeiandreyev approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@mole99 @KrzysztofHerman @RTimothyEdwards @sergeiandreyev