Skip to content

Latest commit

 

History

History
33 lines (11 loc) · 642 Bytes

README.md

File metadata and controls

33 lines (11 loc) · 642 Bytes

32bit-RISC-V-Processor

this is a verilog code for 32 bit RISC V processor ALU for basic arithmetic and logical operations

RISC-V Arch

Implementation:

image

GDS Layout:

image

Tool Used VS Code: Verilog

GTKwave: Capture Input & output signal Waveform

Qflow: RTL to GDS