Shared resources (HDL and constraint files) between projects of the PyFPGA organization.
The content of this repository could be basic, sometimes non-synthesizable, but useful to run examples/test of PyFPGA and its subproject Openflow, and also to perform some Proofs of concept.