Skip to content
/ sycl Public
forked from triSYCL/sycl

Experimental fusion of triSYCL with Intel SYCL upstreaming effort into Clang/LLVM

Notifications You must be signed in to change notification settings

Ralender/sycl

 
 

Repository files navigation

Experimental melting pot of Intel SYCL* up-stream candidate and triSYCL

Introduction

This project is about assessing the viability of unifying 2 of the current open-source implementations of the SYCL standard https://www.khronos.org/sycl to provide a strong modern single-source C++ solution for heterogeneous computing based on Clang*/LLVM*.

All this is an experimental WIP open-source research project but might be interesting for anyone versed into system-wide modern C++20 and heterogeneous computing involving FPGA, GPU, DSP, other accelerators or just CPU from various vendors at the same time from the same program.

What is SYCL

SYCL is a single-source modern C++11/.../C++20-based DSEL (Domain Specific Embedded Language) aimed at facilitating the programming of heterogeneous accelerators.

triSYCL for Xilinx FPGA with Xilinx SDx xocc

Some LLVM passes and some C++ SYCL runtime from https://github.com/triSYCL/triSYCL are merged-in with a new Clang driver and scripts to use Xilinx SDx xocc as a back-end for Xilinx FPGA using the open-source runtime and device-driver https://github.com/Xilinx/XRT

Intel SYCL compiler and runtime libraries using LLVM technology

This is a fork of the Intel SYCL upstreaming effort (https://github.com/intel/llvm/tree/sycl) with some alterations made to allow SYCL compilation for Xilinx FPGA's. However, the alterations made shouldn't affect previous targets supported by the Intel tool.

SYCL Related Documentation

The GetStartedWithSYCLCompiler.md is from the Intel SYCL project and is a good starting point to get to grips with building the compiler and what a basic SYCL example looks like. It also showcases the requirements to get the project and examples running with the Intel OpenCL runtime. This fork of the project an be compiled the same way and used in conjunction with the normal compiler commands as demonstrated. However, the software requirements for Xilinx FPGA compilation and the compiler invocation are not the same and are documented elsewhere.

The XilinxFPGACompilation.md documents the required software and the main differences when compiling an example for Xilinx FPGA when using the branch or some variation of it.

The Tests.md covers a few details about the the additional xocc_tests directory we added to the sycl/test directory among some other small details.

License

See LICENSE.txt for details.

Contributing

See CONTRIBUTING.md for details.

*Other names and brands may be claimed as the property of others.

SYCL Extension Proposal Documents

See sycl/doc/extensions

About

Experimental fusion of triSYCL with Intel SYCL upstreaming effort into Clang/LLVM

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • C++ 46.9%
  • LLVM 27.2%
  • C 11.1%
  • Assembly 11.0%
  • Python 1.5%
  • Objective-C 0.7%
  • Other 1.6%