Skip to content

This is a simple project that shows how to multiply two 8x8 matrixes in Verilog.

Notifications You must be signed in to change notification settings

Samuelbec025/Verilog-Matrix-Multiplier

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 

Repository files navigation

Verilog Matrix Multiplier

Open Ended Project: Digital Systems Design Course, Spring 2024

Div: 4A

ECE Dept.

KLE Technological University

Team:

Sr. No. Name Roll No. USN
1. Samuel 104 01FE22BEC025
2. Shreyas 106 01FE22BEC027
3. Amol 148 01FE23BEC430

About

This is a simple project that shows how to multiply two 8x8 matrixes in Verilog.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published