Ensure that writes to GPIO extended writes both bank A and B (needed for OPL3 Express) #7
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…for OPL3 Express)
|
(another minor detail is the OPL3 datasheet says that /IC should be held low for atleast 80 clock cycles) |
|
Many thanks! We will fix this problem in the firmware of RWOPL3 Express as well. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
As I am adding support for RetroWave OPL3 Express in adplay-unix I noticed that resetting the OPL3 IC didn't work.
If I added that we write to GPIOB aswell as GPIOA register, it started to work. I assume that the firmware that emulates MCP23S17 latches the MCU GPIO pins on every even data received, probably to ensure bus-timing.
Please review before applying