Skip to content
This repository has been archived by the owner on Jun 22, 2021. It is now read-only.

ToddHuaJi/USART_Verilog

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

35 Commits
Main code
Main code
 
 
README.md
README.md
 
 

Repository files navigation

USART_Verilog

ECE353 lab4 Team: Kai Qian Gongtao Yang(Todd) Conley Gao

sampling <------------Kai

getData()<------------Todd, Conley

up_counter<-----------Conley

main() <------------Todd, in progress

About

ECE353 lab4

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Contributors 2

  •  
  •