SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package. It is synthesizable functional block of FPU divide unit tested and verified on Mentor Questa 2021.3. It works only on normal floating points not on subnormal floating point numbers.
-
Notifications
You must be signed in to change notification settings - Fork 0
SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package, Release 3d, by John R. Hauser.
UmerShahidengr/FP_Division
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
SystemVerilog based IEEE-754 Floating Point Division Algorithm which is direct translation of the C source file, part of the SoftFloat IEEE Floating-Point Arithmetic Package, Release 3d, by John R. Hauser.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published