Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update ALU MULT mode in gowin to match nextpnr #4827

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

aerkiaga
Copy link

nextpnr currently wires an ALU in MULT mode in a different fashion than expected. Instead of I2 to GND, it is connected to VCC. This has been mentioned in YosysHQ/nextpnr#1407. While fixing this in nextpnr would work, leaving it as-is is arguably a better option, since it can perform the same operations plus being able to take a second operand. This would have a profound impact if choosing to synthesize multiplication using this mode.

So, instead of fixing the wiring in nextpnr, this PR seeks to update the expected behavior of the cell to reflect the current wiring.

yosys doesn't use this mode yet, and therefore no tests or workflows should be impacted.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant