Skip to content
View abdelazeem201's full-sized avatar
:octocat:
I may be slow to respond.
:octocat:
I may be slow to respond.
248 followers · 5 following

Achievements

Achievement: Starstruckx2Achievement: Quickdraw

Achievements

Achievement: Starstruckx2Achievement: Quickdraw

Block or report abdelazeem201

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
abdelazeem201/README.md

Hi I'm Ahmed Abdelazeem👋

Glory to the resistance. Glory to the martyrs. From river to the sea, Palestine will be free.

I am an extremely motivated Physical Design Engineer with interests in the field of Digital IC Design, Computer Architecture, AI Accelerators, and Neuromorphic Processors. I am regularly trusted to deliver on the toughest designs because I enjoy finding new approaches and I do not give up!

Besides the cutting-edge technology and tools I work with every day, I believe the best thing is the people! I enjoy learning from experienced Engineers. My objective is simple, work with my team to deliver continued success, and to keep learning Physical Design!

My area of interest lies in ASIC design, Timing analysis(STA), Physical Design, and Logic, and Physical Synthesis

- 🔭 I’m currently an ASIC Designer.

- 💬 Ask me about ASIC Design "Verilog, VHDL, STA, PnR"

- 💼 If you have questions, or you have a project I'm available to help and also I'm looking for a new opportunities, you can always contact me.

Abdelazeem's github stats | |

Popular repositories Loading

  1. ASIC-Design-Roadmap ASIC-Design-Roadmap Public

    The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a concept to specification to tape-outs. Although the end produ…

    Verilog 276 37

  2. Systolic-array-implementation-in-RTL-for-TPU Systolic-array-implementation-in-RTL-for-TPU Public

    IC implementation of Systolic Array for TPU

    Verilog 166 25

  3. Design-and-ASIC-Implementation-of-32-Point-FFT-Processor Design-and-ASIC-Implementation-of-32-Point-FFT-Processor Public

    I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) h…

    Verilog 39 1

  4. Cadence-RTL-to-GDSII-Flow Cadence-RTL-to-GDSII-Flow Public

    In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.

    Verilog 30 4

  5. Introduction-to-System-on-Chip-Design-Online-Course Introduction-to-System-on-Chip-Design-Online-Course Public

    To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA platforms using standard hardware description and software prog…

    Verilog 21 6

  6. ASIC-implementation-of-AES ASIC-implementation-of-AES Public template

    Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key exp…

    Verilog 19 3