Skip to content

Issues: aolofsson/oh

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

19 Open 16 Closed
19 Open 16 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Consider using sphinx for nice documentation
#107 opened Sep 18, 2020 by mithro
Open source Xilinx simulation models
#106 opened Sep 18, 2020 by mithro
Potential glitch and failure possible in generic_fifo: combinational logic output passed to the other clock domain
#101 opened Apr 24, 2017 by pbazarnik
Publishing releases
#100 opened Feb 24, 2017 by ghost
system_bd.tcl Vivado version upgrade gotcha
#98 opened Nov 28, 2016 by olajep
2
parallella_accelerator.v missing
#95 opened Aug 17, 2016 by jimmysitu
mio: pushback might be broken
#90 opened Jun 3, 2016 by olajep
mio: need a sticky rx_not_empty bit
#89 opened Jun 3, 2016 by olajep
oh_fifo_async: GENERIC target probably doesn't synthesize correctly in Vivado
#88 opened Jun 1, 2016 by olajep
1
oh_fifo_sync doesn't synthesize properly in Vivado
#87 opened Jun 1, 2016 by olajep
spi: master doesn't transfer 2 MSB in data byte
#84 opened May 24, 2016 by olajep
1
GPIO: Support 32-bit access
#67 opened Apr 18, 2016 by olajep
master branch parallella bitstreams broken
#66 opened Apr 15, 2016 by olajep
Consecutive writes to rxmmu table results in system freeze
#50 opened Feb 16, 2016 by olajep
6
txmmu/rxmmu: Need valid bit in page table entries
#48 opened Feb 12, 2016 by olajep
fpga for 7010 device may need reworking
#45 opened Jan 30, 2016 by peteasa
4
ELINK_VERSION platform field question
#44 opened Jan 27, 2016 by olajep
1
mailbox: Writes dissapear
#37 opened Jan 19, 2016 by olajep
14
writes to fpga regs during reset can get lost
#19 opened Nov 11, 2015 by olajep
2
ProTip! Type g i on any issue or pull request to go back to the issue listing page.