GitHub - baileyji/M2FS-FLS-ADC_A: M2FS FLS ADC PCB Design

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 19 Commits
Project Logs for FLS ADC_A Aug_14_2012		Project Logs for FLS ADC_A Aug_14_2012
Project Outputs for FLS ADC_A Aug_1_2012		Project Outputs for FLS ADC_A Aug_1_2012
RTM 11.22.12		RTM 11.22.12
.gitignore		.gitignore
Add missing termination resistor and ground ADC sense line and Vref per fig 32 of datasheet.XLS		Add missing termination resistor and ground ADC sense line and Vref per fig 32 of datasheet.XLS
FLS ADC_ A.SchDoc		FLS ADC_ A.SchDoc
FLS ADC_A Aug_14_2012.Dat		FLS ADC_A Aug_14_2012.Dat
FLS ADC_A Aug_14_2012.PrjPcb		FLS ADC_A Aug_14_2012.PrjPcb
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 1.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 1.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 2.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 2.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 3.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 3.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 4.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 4.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 5.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 5.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 6.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 6.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 7.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 7.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 8.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012 8.XLS
FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012.XLS		FLS ADC_A Aug_14_2012.PrjPcb And FLS ADC_A Aug_14_2012.XLS
FLS ADC_A Aug_14_2012.PrjPcbStructure		FLS ADC_A Aug_14_2012.PrjPcbStructure
FLS ADC_A POWER SUPPLY.SchDoc		FLS ADC_A POWER SUPPLY.SchDoc
FLS ADC_A.PcbDoc		FLS ADC_A.PcbDoc
FLS ADC_A.PcbLib		FLS ADC_A.PcbLib
FLS ADC_A.SchLib		FLS ADC_A.SchLib
FLS Clock_A Distribution.SchDoc		FLS Clock_A Distribution.SchDoc
FLS Start_A Distribution.SchDoc		FLS Start_A Distribution.SchDoc
Job1.OutJob		Job1.OutJob
Move IO lines around.XLS		Move IO lines around.XLS
Move more IO lines around.XLS		Move more IO lines around.XLS
RTM 11.14.12.zip		RTM 11.14.12.zip
RTM 11.22.12.zip		RTM 11.22.12.zip
add second bias adjust for hamamatsus.XLS		add second bias adjust for hamamatsus.XLS
bring bad footprint into schematic for later fix.XLS		bring bad footprint into schematic for later fix.XLS
fix C1-1 agnd to gnd.XLS		fix C1-1 agnd to gnd.XLS
outputfile.OutJob		outputfile.OutJob
remove mystery TP2 from design.XLS		remove mystery TP2 from design.XLS
somehow U3-3&4 got swapped on PCB verified with datasheet and fixed.XLS		somehow U3-3&4 got swapped on PCB verified with datasheet and fixed.XLS
swap J6 pins 4&6.XLS		swap J6 pins 4&6.XLS
swap clock distribution pins.XLS		swap clock distribution pins.XLS
to bittele.zip		to bittele.zip
update to functioning power supply 1.XLS		update to functioning power supply 1.XLS
update to functioning power supply 2.XLS		update to functioning power supply 2.XLS