Skip to content
lint

Fix: proper IR quirk handling for Xilinx FPGAs #1145

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1145

Run time

Learn about OS pricing on GitHub Actions
Job Run time
pre-commit
19s
19s