Skip to content

Commit

Permalink
Update list of applications
Browse files Browse the repository at this point in the history
  • Loading branch information
Matthew Naylor committed Oct 2, 2024
1 parent 7413d7a commit 14af29f
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions README.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -96,3 +96,11 @@ compiled Erlang code.
https://cheri-cpu.org[CHERI]-enabled
RISC-V GPGPU with dynamic scalarisation features and high performance
density on Intel's Stratix 10 FPGA.

* https://github.com/blarney-lang/five/[Five]: A formally verified
implementation of the classic 5-stage RISC pipeline as an abstract component,
largely independent of any specific instruction set.

* https://github.com/blarney-lang/five-alive/[FiveAlive]: A proof-of-concept
instantiation of the https://github.com/blarney-lang/five/[Five] pipeline with
the RISC-V instruction set to give a simple 32-bit microcontroller.

0 comments on commit 14af29f

Please sign in to comment.