Skip to content
This repository has been archived by the owner on Aug 20, 2024. It is now read-only.

Fix invalid references generated by VerilogMemDelays (backport #2588) #2599

Open
wants to merge 1 commit into
base: 1.4.x
Choose a base branch
from
Open

Fix invalid references generated by VerilogMemDelays (backport #2588) #2599

wants to merge 1 commit into from
+70 −1

Commits on Feb 3, 2023

  1. Fix invalid references generated by VerilogMemDelays (#2588) 

    Transformation of mem readwriters whose address contain references to
readwriters of mems declared before it would contain invalid references
to untransformed memory readwriter, as the connection is not transformed.
This commit fixes this issue.

(cherry picked from commit 94d425f)
    @Alan-Liang @mergify
    Alan-Liang authored and mergify[bot] committed Feb 3, 2023
    Configuration menu
    Copy the full SHA
    fcf907a View commit details
    Browse the repository at this point in the history