Skip to content

FPWW is a digital "wristwatch", written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design. It was created by Jeff Crowell Samir Ahmed and Richard Tia

Notifications You must be signed in to change notification settings

crowell/FieldProgrammableWristWatch

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 

Repository files navigation

FieldProgrammableWristWatch is a digital alarm clock/stopwatch, written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design

Has 4 modes, watch this presentation for info.
https://prezi.com/secure/8d9e460ec28fd1a739b2795e7a33448a035d261f/?utm_source=share&utm_campaign=shareprezi&utm_medium=email

The code would be easily portable to other FPGAs, but the clocks would be all off, for your reference, the Spartan3 used has a 50MHz clock.

About

FPWW is a digital "wristwatch", written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design. It was created by Jeff Crowell Samir Ahmed and Richard Tia

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published