Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fully compile the PULP common_cells #136

Open
58 of 64 tasks
fabianschuiki opened this issue May 2, 2020 · 0 comments
Open
58 of 64 tasks

Fully compile the PULP common_cells #136

fabianschuiki opened this issue May 2, 2020 · 0 comments
Labels
C-tracking-issue Category: A tracking issue for a set of features or large code changes. L-vlog Language: Verilog and SystemVerilog. P-high Priority: High.

Comments

@fabianschuiki
Copy link
Owner

fabianschuiki commented May 2, 2020

Tracking issue for getting the moore compiler to fully parse and compile the PULP common_cells repository.

Todos

Parsing

cargo run -- -I common_cells/include common_cells/src/*.sv --syntax

Compilation

scripts/test.py --debug -v test/svlog/common_cells.sv

Elaborate all modules:

@fabianschuiki fabianschuiki added L-vlog Language: Verilog and SystemVerilog. C-enhancement Category: Adding or improving on features. P-high Priority: High. labels May 2, 2020
@fabianschuiki fabianschuiki pinned this issue May 23, 2020
@fabianschuiki fabianschuiki added C-tracking-issue Category: A tracking issue for a set of features or large code changes. and removed C-enhancement Category: Adding or improving on features. labels May 23, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
C-tracking-issue Category: A tracking issue for a set of features or large code changes. L-vlog Language: Verilog and SystemVerilog. P-high Priority: High.
Projects
None yet
Development

No branches or pull requests

1 participant