Skip to content

Commit

Permalink
Fix some deprecated warnings
Browse files Browse the repository at this point in the history
  • Loading branch information
schoeberl committed Oct 29, 2024
1 parent 1001056 commit d298595
Show file tree
Hide file tree
Showing 3 changed files with 6 additions and 5 deletions.
5 changes: 3 additions & 2 deletions build.sbt
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,8 @@ lazy val publishSettings = Seq (

// disable publish with scala version, otherwise artifact name will include scala version
// e.g cassper_2.11
crossPaths := false,
// MS: maybe we should enable this again
crossPaths := true,

// add sonatype repository settings
// snapshot versions publish to sonatype snapshot repository
Expand Down Expand Up @@ -45,6 +46,6 @@ lazy val root = (project in file("."))
"-Xcheckinit",
),
addCompilerPlugin("edu.berkeley.cs" % "chisel3-plugin" % "3.5.5" cross CrossVersion.full),
addCompilerPlugin("org.scalamacros" % "paradise" % "2.1.1" cross CrossVersion.full)
// addCompilerPlugin("org.scalamacros" % "paradise" % "2.1.1" cross CrossVersion.full)
)
.settings(publishSettings: _*)
4 changes: 2 additions & 2 deletions src/main/scala/chisel/lib/dclib/DCCredit.scala
Original file line number Diff line number Diff line change
Expand Up @@ -33,8 +33,8 @@ class DCCreditSender[D <: Data](data: D, maxCredit: Int) extends Module {
curCredit := curCredit - 1.U
}
io.enq.ready := curCredit > 0.U
val dataOut = RegEnable(next = io.enq.bits, enable = io.enq.fire)
val validOut = RegNext(next = io.enq.fire, init = false.B)
val dataOut = RegEnable(io.enq.bits, io.enq.fire)
val validOut = RegNext(io.enq.fire, false.B)
io.deq.valid := validOut
io.deq.bits := dataOut
io.curCredit := curCredit
Expand Down
2 changes: 1 addition & 1 deletion src/main/scala/chisel/lib/dclib/DCOutput.scala
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,7 @@ class DCOutput[D <: Data](data: D) extends Module {

io.enq.ready := io.deq.ready || !rValid
rValid := io.enq.fire || (rValid && !io.deq.ready)
io.deq.bits := RegEnable(next = io.enq.bits, enable = io.enq.fire)
io.deq.bits := RegEnable(io.enq.bits, io.enq.fire)
io.deq.valid := rValid
}

Expand Down

0 comments on commit d298595

Please sign in to comment.