furrtek / ASICRE Public

Notifications You must be signed in to change notification settings
Fork 1
Star 5

Logic cell info for gate array and standard cell ASIC reverse-engineering

5 stars 1 fork Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Fujitsu		Fujitsu
README.md		README.md

Repository files navigation

ASICRE

Logic cell info for gate array and standard cell ASIC reverse-engineering

About

Logic cell info for gate array and standard cell ASIC reverse-engineering

asic electronics reverse-engineering chip silicon gate-array standard-cell

Report repository

Releases

No releases published

Packages

No packages published